Layout induced variability and manufacturability checks in FinFETs process
暂无分享,去创建一个
Wei Xu | Yongchan Ban | Jason Sweis | Ya-Chieh Lai | Philippe Hurat | Woo Hyun Paik | Yongseok Kang | Huiyuan Song
[1] Uwe Schroeder,et al. Contact mask optimization and SRAF design , 2009, Advanced Lithography.
[2] Yao-Wen Chang,et al. Full-Chip Routing Considering Double-Via Insertion , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Valeriy Sukharev,et al. Design specific variation in pattern transfer by via/contact etch process: full-chip analysis , 2009, Advanced Lithography.
[4] Geert Vandenberghe,et al. Inverse lithography for 45-nm-node contact holes at 1.35 numerical aperture , 2009 .
[5] G. A. Allan,et al. Targeted layout modifications for semiconductor yield/reliability enhancement , 2004, IEEE Transactions on Semiconductor Manufacturing.
[6] Valeriy Sukharev,et al. Design-specific variation in pattern transfer by via/contact etch process: full-chip analysis , 2009 .
[7] Soichi Inoue,et al. Ultralow k 1 oxide contact hole formation and metal filling using resist contact hole pattern by double line and space formation method , 2008 .
[8] M. Tada,et al. Improving Reliability of Copper Dual-Damascene Interconnects by Impurity Doping and Interface Strengthening , 2007, IEEE Transactions on Electron Devices.
[9] Geert Vandenberghe,et al. Hyper-NA imaging of 45nm node random CH layouts using inverse lithography , 2008, SPIE Advanced Lithography.
[10] C. Mack. Fundamental principles of optical lithography , 2007 .