A high-density bipolar logic masterslice for small systems
暂无分享,去创建一个
J. Z. Chen | W. B. Chin | T.-S. Jen | J. Hutt
[1] S. Brenner,et al. A 1500 gate, random logic, large-scale integrated (LSI) masterslice , 1979, IEEE Journal of Solid-State Circuits.
[2] Arvind M. Patel,et al. The chip layout problem: A placement procedure for lsi , 1977, DAC '77.
[3] A. Slob,et al. Integrated injection logic: a new approach to LSI , 1972 .
[4] John L. Hennessy,et al. An Interactive Graphics System for Custom Design , 1980, 17th Design Automation Conference.
[5] E. V. Weber,et al. A high-throughput scanning-electron-beam lithography system, EL1, for semiconductor manufacture: General description , 1976, 1976 International Electron Devices Meeting.
[6] William R. Heller,et al. Prediction of wiring space requirements for LSI , 1977, DAC '77.
[7] D. E. Davis,et al. Registration Mark Detection for Electron-Beam Lithography - EL1 System , 1980, IBM J. Res. Dev..
[8] S. DasGupta,et al. LSI chip design for testability , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.