A high-density bipolar logic masterslice for small systems

A new high-density bipolar logic masterslice which uses a simple Schottky Transistor Logic (STL) circuit cell as its basic building block is presented in this paper. The STL cell is derived from Integrated Injection Logic (I2L). The use of low-barrier Schottky diodes for AND logic, as diodes function in Diode Transistor Logic (DTL), makes possible achieving the NAND circuit operation. A brief description of the Schottky diode fabrication process is also given. A new concept of contact hole personalization is introduced and is shown to be an efficient approach to masterslice design as well as a factor in achieving high cell density. Due to the unusual structure of the basic cell and the arrangement of the cells in the masterslice, a new physical design methodology was developed for the design of different part numbers, corresponding to unique logic functions, on this masterslice. The STL circuit operates witha 1.7-V power supply and yields a typical delay of 3 ns at 0.5 mW and 5 ns at 0.15 mW. The I/O circuits are TTL-level compatible. The cells, the circuits, the unique features of the masterslice, and its application in an I/O controller chip are described.

[1]  S. Brenner,et al.  A 1500 gate, random logic, large-scale integrated (LSI) masterslice , 1979, IEEE Journal of Solid-State Circuits.

[2]  Arvind M. Patel,et al.  The chip layout problem: A placement procedure for lsi , 1977, DAC '77.

[3]  A. Slob,et al.  Integrated injection logic: a new approach to LSI , 1972 .

[4]  John L. Hennessy,et al.  An Interactive Graphics System for Custom Design , 1980, 17th Design Automation Conference.

[5]  E. V. Weber,et al.  A high-throughput scanning-electron-beam lithography system, EL1, for semiconductor manufacture: General description , 1976, 1976 International Electron Devices Meeting.

[6]  William R. Heller,et al.  Prediction of wiring space requirements for LSI , 1977, DAC '77.

[7]  D. E. Davis,et al.  Registration Mark Detection for Electron-Beam Lithography - EL1 System , 1980, IBM J. Res. Dev..

[8]  S. DasGupta,et al.  LSI chip design for testability , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.