Sizing of the CMOS 6T-SRAM cell for NBTI ageing mitigation

This study presents a negative bias temperature instability (NBTI) mitigation design technique for CMOS 6T-static random access memory (6T-SRAM) cells. The proposed approach is based on transistor sizing technique. It consists of sizing the nMOS access transistors of the cell to alleviate NBTI ageing occurring in its pMOS pull-up transistors threatening the cell stability. Once the access transistors are sized for a better hold static noise margin under NBTI, the other transistors of the 6T-SRAM cell could be properly sized for improved read stability and write-ability.

[1]  Hakim Tahi,et al.  A New Method for Negative Bias Temperature Instability Assessment in P-Channel Metal Oxide Semiconductor Transistors , 2012 .

[2]  Mohamed I. Elmasry,et al.  Adaptive Body Bias for Reducing the Impacts of NBTI and Process Variations on 6T SRAM Cells , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Yu Wang,et al.  Assessment of Circuit Optimization Techniques Under NBTI , 2013, IEEE Design & Test.

[4]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[5]  Mircea R. Stan,et al.  Implications of accelerated self-healing as a key design knob for cross-layer resilience , 2017, Integr..

[6]  Hamid Reza Naji,et al.  Adaptive Technique for Overcoming Performance Degradation Due to Aging on 6T SRAM Cells , 2014, IEEE Transactions on Device and Materials Reliability.

[7]  Koushik Chakraborty,et al.  Analysis and mitigation of BTI aging in register file: An application driven approach , 2013, Microelectron. Reliab..

[8]  M. Elmasry,et al.  NBTI and Process Variations Compensation Circuits Using Adaptive Body Bias , 2012, IEEE Transactions on Semiconductor Manufacturing.

[9]  Narendra Parihar,et al.  A review of NBTI mechanisms and models , 2018, Microelectron. Reliab..

[10]  Enrico Macii,et al.  Dynamic Indexing: Leakage-Aging Co-Optimization for Caches , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Zhi-Hui Kong,et al.  NBTI/PBTI-Aware WWL Voltage Control for Half-Selected Cell Stability Improvement , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Mehdi B. Tahoori,et al.  Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods , 2017, Integr..

[13]  Muhammad Shafique,et al.  Aging-Aware Workload Management on Embedded GPU Under Process Variation , 2018, IEEE Transactions on Computers.

[14]  Kaushik Roy,et al.  Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Santosh Kumar Vishvakarma,et al.  On-Chip Adaptive Body Bias for Reducing the Impact of NBTI on 6T SRAM Cells , 2018, IEEE Transactions on Semiconductor Manufacturing.