True Random Number Generator for Reliable Hardware Security Modules Based on a Neuromorphic Variation-Tolerant Spintronic Structure

The generation of true random numbers is one of the most important tasks in a hardware security module (HSM), particularly for cryptography applications. The stochastic behavior of electronic devices can be used to generate random numbers. In this paper, a reliable neuromorphic true random number generator (TRNG) relying on stochastic switching of the magnetic tunnel junction (MTJ) in the subcritical current regime is proposed. Thanks to the efficient structure of the proposed design as well as the fascinating features of the MTJs and carbon nanotube field-effect transistors (CNTFET), the proposed TRNG consumes low power. Moreover, the neuromorphic structure of the proposed design leads to variation tolerance and guarantees the truly random number generation even in the presence of the process variations. HSPICE simulations verify the functionality of the proposed TRNG. Furthermore, by considering the corners of the fabrication process, the randomness of the bitstream, generated by the proposed TRNG, is validated by the statistical randomness test provided by the U.S National Institute of Standards and Technology (NIST).

[1]  Ramin Rajaei,et al.  Nonvolatile, Spin-Based, and Low-Power Inexact Full Adder Circuits for Computing-in-Memory Image Processing , 2019, SPIN.

[2]  Alan J. Michaels,et al.  Further Analysis of PRNG-Based Key Derivation Functions , 2019, IEEE Access.

[3]  Xiaoqing Wen,et al.  Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS , 2018, IEEE Transactions on Emerging Topics in Computing.

[4]  Weifeng Lv,et al.  High-Speed, Low-Power, Magnetic Non-Volatile Flip-Flop With Voltage-Controlled, Magnetic Anisotropy Assistance , 2016, IEEE Magnetics Letters.

[5]  Seokhyeong Kang,et al.  A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Christian Lau,et al.  Carbon Nanotube CMOS Analog Circuitry , 2019, IEEE Transactions on Nanotechnology.

[7]  Jae-Joon Kim,et al.  8.2 8Mb/s 28Mb/mJ robust true-random-number generator in 65nm CMOS based on differential ring oscillator with feedback resistors , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[8]  Chetan Vudadha,et al.  Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  H. Wong,et al.  A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime—Part II: Extrinsic Elements, Performance Assessment, and Design Optimization , 2015, IEEE Transactions on Electron Devices.

[10]  Ramin Rajaei,et al.  Reliable, High-Performance, and Nonvolatile Hybrid SRAM/MRAM-Based Structures for Reconfigurable Nanoscale Logic Devices , 2018, Journal of Nanoelectronics and Optoelectronics.

[11]  Hiroshi Imamura,et al.  Spin dice: A scalable truly random number generator based on spintronics , 2014 .

[12]  Mahdi Fazeli,et al.  Soft Error-Tolerant Design of MRAM-Based Nonvolatile Latches for Sequential Logics , 2015, IEEE Transactions on Magnetics.

[13]  Mahdi Fazeli,et al.  Pure Magnetic Logic Circuits: A Reliability Analysis , 2018, IEEE Transactions on Magnetics.

[14]  Mohammad Hossein Moaiyeri,et al.  Bio-Inspired Nonvolatile and Low-Cost Spin-Based 2-Bit Per Cell Memory , 2020, 2020 25th International Computer Conference, Computer Society of Iran (CSICC).

[15]  H. Wong,et al.  A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime—Part I: Intrinsic Elements , 2015, IEEE Transactions on Electron Devices.

[16]  H. Ohno,et al.  Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB∕MgO∕CoFeB pseudo-spin-valves annealed at high temperature , 2008 .

[17]  Sung Wook Baik,et al.  Secure Surveillance Framework for IoT Systems Using Probabilistic Image Encryption , 2018, IEEE Transactions on Industrial Informatics.

[18]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[19]  Mohammad Hossein Moaiyeri,et al.  A Majority-Based Imprecise Multiplier for Ultra-Efficient Approximate Image Multiplication , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Ramin Rajaei,et al.  Nonvolatile Low-Cost Approximate Spintronic Full Adders for Computing in Memory Architectures , 2020, IEEE Transactions on Magnetics.

[21]  Witold Pedrycz,et al.  A true random number generator based on parallel STT-MTJs , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[22]  John Q. Xiao,et al.  High temperature annealing induced superparamagnetism in CoFeB/MgO/CoFeB tunneling junctions , 2010 .

[23]  Kian Jafari,et al.  Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop , 2019, IEEE Transactions on Nanotechnology.

[24]  Mohammad Hossein Moaiyeri,et al.  Process-in-Memory Using a Magnetic-Tunnel-Junction Synapse and a Neuron Based on a Carbon Nanotube Field-Effect Transistor , 2019, IEEE Magnetics Letters.

[25]  Nathalie Bochard,et al.  Towards an Oscillator Based TRNG with a Certified Entropy Rate , 2015, IEEE Transactions on Computers.

[26]  Bernard Dieny,et al.  Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel Junction , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Hassen Aziza,et al.  True Random Number Generator Integration in a Resistive RAM Memory Array Using Input Current Limitation , 2020, IEEE Transactions on Nanotechnology.

[28]  Mahdi Fazeli,et al.  An energy efficient circuit level technique to protect register file from MBUs and SETs in embedded processors , 2009, 2009 IEEE/IFIP International Conference on Dependable Systems & Networks.

[29]  Joseph S. Friedman,et al.  Low-Energy Truly Random Number Generation with Superparamagnetic Tunnel Junctions for Unconventional Computing , 2017, 1706.05262.

[30]  Daniel E. Holcomb,et al.  Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers , 2009, IEEE Transactions on Computers.

[31]  Changho Seo,et al.  TRNG (True Random Number Generator) Method Using Visible Spectrum for Secure Communication on 5G Network , 2018, IEEE Access.

[32]  Ramin Rajaei,et al.  A Low-Cost Highly Reliable Spintronic True Random Number Generator Circuit for Secure Cryptography , 2020 .

[33]  Lirida A. B. Naviner,et al.  A novel circuit design of true random number generator using magnetic tunnel junction , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[34]  Gaurav Trivedi,et al.  Design and Implementation of Low-Power High-throughput PRNGs for Security Applications , 2019, 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID).

[35]  Jacques-Olivier Klein,et al.  Failure and reliability analysis of STT-MRAM , 2012, Microelectron. Reliab..

[36]  Nazanin Rahnavard,et al.  MRAM-Based Stochastic Oscillators for Adaptive Non-Uniform Sampling of Sparse Signals in IoT Applications , 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[37]  H. Lee,et al.  A Spintronic Voltage-Controlled Stochastic Oscillator for Event-Driven Random Sampling , 2017, IEEE Electron Device Letters.

[38]  Miao Hu,et al.  A Novel True Random Number Generator Design Leveraging Emerging Memristor Technology , 2015, ACM Great Lakes Symposium on VLSI.

[39]  Lirida A. B. Naviner,et al.  Compact model of magnetic tunnel junction with stochastic spin transfer torque switching for reliability analyses , 2014, Microelectron. Reliab..

[40]  Omid Kavehei,et al.  Nano-Intrinsic True Random Number Generation: A Device to Data Study , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[41]  Anantha Chandrakasan,et al.  Modern microprocessor built from complementary carbon nanotube transistors , 2019, Nature.

[42]  Ramin Rajaei,et al.  Fully Nonvolatile and Low Power Full Adder Based on Spin Transfer Torque Magnetic Tunnel Junction With Spin-Hall Effect Assistance , 2018, IEEE Transactions on Magnetics.

[43]  Bruce F. Cockburn,et al.  Variation-Resilient True Random Number Generators Based on Multiple STT-MTJs , 2018, IEEE Transactions on Nanotechnology.

[44]  Fahim ur Rahman,et al.  A 65-nm CMOS 3.2-to-86 Mb/s 2.58 pJ/bit Highly Digital True-Random-Number Generator With Integrated De-Correlation and Bias Correction , 2018, IEEE Solid-State Circuits Letters.

[45]  Christian Lau,et al.  Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities , 2020, Nature Electronics.

[46]  Concepción Aldea,et al.  Chaos-Based Bitwise Dynamical Pseudorandom Number Generator On FPGA , 2019, IEEE Transactions on Instrumentation and Measurement.

[47]  Aleksandar Milenković,et al.  True Random Number Generation Using Read Noise of Flash Memory Cells , 2018, IEEE Transactions on Electron Devices.

[48]  Berk Sunar,et al.  A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks , 2007, IEEE Transactions on Computers.

[49]  Ramin Rajaei,et al.  Spin-Based Fully Nonvolatile Full-Adder Circuit for Computing in Memory , 2019, SPIN.

[50]  S. Majetich,et al.  Superparamagnetic perpendicular magnetic tunnel junctions for true random number generators , 2018 .

[51]  Siamak Mohammadi,et al.  A Variation-Aware Ternary Spin-Hall Assisted STT-RAM Based on Hybrid MTJ/GAA-CNTFET Logic , 2019, IEEE Transactions on Nanotechnology.

[52]  Subhasish Mitra,et al.  Three-dimensional integration of nanotechnologies for computing and data storage on a single chip , 2017, Nature.