Noise minimization during power-up stage for a multi-domain power network

With the popularity of Multiple Power Domain (MPD) design, the multi-domain power network noise analysis and minimization is becoming important. This paper describes an efficient heuristic algorithm to arrange the power-up sequence in a multi-domain power network in order to minimize the noise. We present a formulation of this problem and show it is NP-complete. Therefore, we propose a simulated annealing (SA) based algorithm with preprocessing. Experimental results show that the proposed algorithm can minimize the noise close to the minimal values. In terms of efficiency, the SA algorithm is more than hundreds of times faster than the enumerating method and the running time scales well for these cases with the number of domains. In addition, we discuss the trade off between power-up efficiency and noise.

[1]  Rajeev Murgai,et al.  Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network , 2008, 2008 Design, Automation and Test in Europe.

[2]  T. Hattori,et al.  Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  Kenji Hirose,et al.  A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Masanori Hashimoto,et al.  Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Raminderpal Singh.  Simulation and Optimization of the Power Distribution Network in VLSI Circuits , 2002 .

[6]  Yici Cai,et al.  Localized on-chip power delivery network optimization via sequence of linear programming , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[7]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[8]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[9]  Yici Cai,et al.  Fast decap allocation algorithm for robust on-chip power delivery , 2005, Sixth international symposium on quality electronic design (isqed'05).