Reliability-Aware Design Strategies for Stateful Logic-in-Memory Architectures