论文信息 - A variable threshold voltage inverter for CMOS programmable logic circuits

A variable threshold voltage inverter for CMOS programmable logic circuits

A programmable input threshold voltage inverter compatible with double gate transistors fabrication processes is presented. Such a circuit is useful as a programmable input threshold buffer for general purpose circuits that can he included In both TTL and CMOS environments, or can be used as low cost analog programmable comparator. A prototype is fabricated and measured.

Jaume Segura | Josep L. Rosselló | H. Sigg | J. Morra

[1] C. Prunty,et al. Optimum tapered buffer , 1992 .

[2] Changsik Yoo,et al. A static power saving TTL-to-CMOS input buffer , 1995 .

[3] Takayasu Sakurai,et al. A Unified Theory for Mixed CMOS / BiCMOS Buffer Optimization , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.

[4] Hendrikus J. M. Veendrick,et al. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[5] Paul D. Franzon,et al. Energy control and accurate delay estimation in the design of CMOS buffers , 1994 .

[6] Uming Ko,et al. Short-circuit power driven gate sizing technique for reducing power dissipation , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[7] John P. Uyemura,et al. Fundamentals of MOS digital integrated circuits , 1988 .

[8] Eby G. Friedman,et al. A unified design methodology for CMOS tapered buffers , 1995, IEEE Trans. Very Large Scale Integr. Syst..