Analysis and Modeling of Stress over Layer Induced Threshold Voltage Shift in HKMG nMOS Transistors

This paper analyzes and models the stress over layer induced threshold voltage (VT) shift observed in high-K metal gate (HKMG) nMOS transistors. It is shown that the conventional in-plane uniaxial strain based VT shift model cannot explain the large VT shift observed in HKMG MOS transistors. A VT shift model considering both the in-plane longitudinal and out-of-plane transverse stress component is proposed. The accuracy of the proposed model is verified by comparing it with the experimental data obtained from the transistor fabricated using 28nm HKMG CMOS technology. The new model, unlike the earlier models, successfully predicts the stress over layer induced VT shift in HKMG nMOS transistors within 5% for all gate lengths.

[1]  Horng-Chih Lin,et al.  Correlating drain-current with strain-induced mobility in nanoscale strained CMOSFETs , 2006, IEEE Electron Device Letters.

[2]  J. Fossum,et al.  Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs , 2004, IEEE Electron Device Letters.

[3]  S. Selberherr,et al.  The Effect of General Strain on the Band Structure and Electron Mobility of Silicon , 2007, IEEE Transactions on Electron Devices.

[4]  Scott E. Thompson,et al.  Strain: A Solution for Higher Carrier Mobility in Nanoscale MOSFETs , 2009 .

[5]  R. Chau,et al.  A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.

[6]  S. Thompson,et al.  Measurement of conduction band deformation potential constants using gate direct tunneling current in n-type metal oxide semiconductor field effect transistors under mechanical stress , 2006 .

[7]  S. Thompson,et al.  Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[8]  Ting-Kuo Kang.  Evidence for Silicon Bandgap Narrowing in Uniaxially Strained MOSFETs Subjected to Tensile and Compressive Stress , 2012, IEEE Electron Device Letters.

[9]  Michael Belyansky,et al.  Stress Liner Effects for 32-nm SOI MOSFETs With HKMG , 2010, IEEE Transactions on Electron Devices.

[10]  M. Lundstrom.  On the mobility versus drain current relation for a nanoscale MOSFET , 2001, IEEE Electron Device Letters.

[11]  Jerry G. Fossum,et al.  Performance projections of scaled CMOS devices and circuits with strained Si-on-SiGe channels , 2003 .

[12]  J. Fossum,et al.  On the threshold Voltage of strained-Si-Si/sub 1-x/Ge/sub x/ MOSFETs , 2005, IEEE Transactions on Electron Devices.

[13]  S. Thompson,et al.  Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.

[14]  C. Auth,et al.  45nm High-k + metal gate strain-enhanced transistors , 2008, 2008 Symposium on VLSI Technology.

[15]  J. Wortman,et al.  Young's Modulus, Shear Modulus, and Poisson's Ratio in Silicon and Germanium , 1965 .

[16]  Manfred Horstmann,et al.  Understanding Strain-Induced Drive-Current Enhancement in Strained-Silicon n-MOSFET and p-MOSFET , 2010, IEEE Transactions on Electron Devices.