Secured Flipped Scan-Chain Model for Crypto-Architecture

Scan chains are exploited to develop attacks on cryptographic hardware and steal intellectual properties from the chip. This paper proposes a secured strategy to test designs by inserting a certain number of inverters between randomly selected scan cells. The security of the scheme has been analyzed. Two detailed case studies of RC4 stream cipher and AES block cipher have been presented to show that the proposed strategy prevents existing scan-based attacks in the literature. The elegance of the scheme lies in its less hardware overhead.

[1]  Rohit Kapur.  Security vs. test quality: are they mutually exclusive? , 2004 .

[2]  Jennifer Seberry,et al.  Systematic generation of cryptographically robust S-boxes , 1993, CCS '93.

[3]  Ramesh Karri,et al.  Secure Scan: A Design-for-Test Architecture for Crypto Chips , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Michel Renovell,et al.  Scan Design and Secure Chip , 2004, IOLTS.

[5]  Debdeep Mukhopadhyay,et al.  CryptoScan: A Secured Scan Chain Architecture , 2005, 14th Asian Test Symposium (ATS'05).

[6]  Rohit Kapur.  Security vs. test quality: are they mutually exclusive? , 2004, 2004 International Conferce on Test.

[7]  Mark Mohammad Tehranipoor,et al.  Securing Scan Design Using Lock and Key Technique , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[8]  Ramesh Karri,et al.  Secure scan: a design-for-test architecture for crypto chips , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[9]  Vincent Rijmen,et al.  The Design of Rijndael , 2002, Information Security and Cryptography.

[10]  O. Koufopavlou,et al.  Hardware implementation of the RC4 stream cipher , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[11]  Debdeep Mukhopadhyay,et al.  An efficient end to end design of Rijndael cryptosystem in 0.18 /spl mu/ CMOS , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.