Performance Modelling of Hiërarchical N-body Codes Running on Hybrid Architectures