Alternative VLSI Neural Chips

The first neural hardware built by M. Minsky and D. Edmonds in 1951 was composed of simple discrete devices such as vacuum tubes, motors, and manually adjusted resistors. The machine successfully demonstrated the learning capability of a Perceptron. The Madaline/Adaline [1] was applied to the first commercial product (Memistor) which can be used for pattern recognition and adaptive control applications. Conversely, present neurocomputing machines are composed of VLSI chips and electronic storage elements. The first general-purpose neurocomputing machine, Mark III, works with a VAX minicomputer to accelerate neural processing in software computation [2]. It was reported that the simulation speed of the integrated VAX-MARK machine can be improved by approximately 29 times than that of a VAX computer alone. The ANZA and Delta-1 printed-circuit boards are accelerators for IBM PC/AT personal computers. They are composed of several VLSI chips which function as the CPU, mathematical coprocessor, and memories. To make the neurocomputing hardware more powerful, design and fabrication of special VLSI neural chips are highly needed.

[1]  Massimo A. Sivilotti,et al.  Real-time visual computations using analog CMOS processing arrays , 1987 .

[2]  Thomas K. Miller,et al.  A digital architecture employing stochasticism for the simulation of Hopfield neural nets , 1989 .

[3]  Jan Van der Spiegel,et al.  Design and Fabrication of VLSI Components for a General Purpose Analog Neural Computer , 1989, Analog VLSI Implementation of Neural Systems.

[4]  Lawrence D. Jackel,et al.  VLSI implementation of a neural network memory with several hundreds of neurons , 1987 .

[5]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[6]  R.K. Jurgen,et al.  Sarnoff Labs: 'still crazy' but coping , 1988, IEEE Spectrum.

[7]  M. Vellasco,et al.  VLSI architectures for neural networks , 1989, IEEE Micro.

[8]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[9]  H.P. Graf,et al.  A reconfigurable CMOS neural network , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[10]  Mohammed Ismail,et al.  A new MOSFET-C universal filter structure for VLSI , 1987, 1987 Symposium on VLSI Circuits.

[11]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[12]  Mohammed Ismail,et al.  Analog VLSI Implementation of Neural Systems , 2011, The Kluwer International Series in Engineering and Computer Science.

[13]  R. Hecht-Nielsen,et al.  Neurocomputing: picking the human brain , 1988, IEEE Spectrum.

[14]  Teuvo Kohonen,et al.  Self-Organization and Associative Memory , 1988 .

[15]  Lawrence D. Jackel,et al.  VLSI implementation of a neural network model , 1988, Computer.

[16]  Kwabena Boahen,et al.  A heteroassociative memory using current-mode MOS analog VLSI circuits , 1989 .

[17]  John Lazzaro,et al.  Circuit Models of Sensory Transduction in the Cochlea , 1989, Analog VLSI Implementation of Neural Systems.

[18]  Bing J. Sheu,et al.  Design of a neural-based A/D converter using modified Hopfield network , 1989 .

[19]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[20]  Alan F. Murray,et al.  Pulse arithmetic in VLSI neural networks , 1989, IEEE Micro.

[21]  Klaus Schumacher,et al.  VLSI technologies for artificial neural networks , 1989, IEEE Micro.

[22]  Yannis Tsividis.  Analog MOS integrated circuits-certain new ideas, trends, and obstacles , 1987 .

[23]  L.D. Jackel,et al.  An associative memory based on an electronic neural network architecture , 1987, IEEE Transactions on Electron Devices.

[24]  A. Chiang,et al.  A programmable CCD signal processor , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[25]  Carver A. Mead,et al.  VLSI architectures for implementation of neural networks , 1987 .

[26]  William E. Jones,et al.  Back-propagation, a generalized delta learning rule , 1987 .

[27]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[28]  Y. Tamura,et al.  A BiCMOS analog neural network with dynamically updated weights , 1992, 1990 37th IEEE International Conference on Solid-State Circuits.

[29]  L. M. Terman,et al.  A 1 mV MOS Comparator , 1977, ESSCIRC '77: 3rd European Solid State Circuits Conference.