Metal reliability mechanisms in Ruthenium interconnects

We perform a detailed assessment of different reliability mechanisms in Ru interconnects. We show that full Ru vias have no risk of voiding after long thermal storage (>1200 h) at high temperature. Our estimate of the electromigration activation energy is ~1.8 eV and, through FA, we associate it to grain boundary diffusion. Conservative lifetime predictions confirm a high JMAX but high self-heating (>100 °C) @JMAX. We venture that Ru JMAX will be limited by the maximum heating allowed at each interconnect level without degrading the chip performance.

[1]  Ingrid De Wolf,et al.  The first observation of p-type electromigration failure in full ruthenium interconnects , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[2]  Christopher J. Wilson,et al.  Dielectric Reliability Study of 21 nm Pitch Interconnects with Barrierless Ru Fill , 2020, 2020 IEEE International Reliability Physics Symposium (IRPS).

[3]  J. Hicks,et al.  Reliability of dual-damascene local interconnects featuring cobalt on 10 nm logic technology , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[4]  K. Croes,et al.  Understanding EM-Degradation Mechanisms in Metal Heaters Used for Si Photonics Applications , 2019, 2019 IEEE International Reliability Physics Symposium (IRPS).

[5]  Christopher J. Wilson,et al.  Modeling of Via Resistance for Advanced Technology Nodes , 2017, IEEE Transactions on Electron Devices.

[6]  Christopher J. Wilson,et al.  High-Aspect-Ratio Ruthenium Lines for Buried Power Rail , 2018, 2018 IEEE International Interconnect Technology Conference (IITC).

[7]  Christoph Adelmann,et al.  Alternative metals for advanced interconnects , 2014, IEEE International Interconnect Technology Conference.

[8]  M. H. van der Veen,et al.  Reliability study on cobalt and ruthenium as alternative metals for advanced interconnects , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[9]  C. Auth,et al.  A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[10]  K. Croes,et al.  Interconnect metals beyond copper: reliability challenges and opportunities , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[11]  Raghuveer Patlolla,et al.  Future on-chip interconnect metallization and electromigration , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).