A multiphase clock generation based on DLL for source synchronous receiver in 65nm CMOS technology

This paper presents a multiphase clock generation circuit (MPCG) using delay locked loop (DLL). In order to achieve process independence, fixed bandwidth to operating frequency ratio, broad tuning range, and low jitter, the DLL design is based on self-biased technique augmented with jitter attenuation technique, which can achieve precise delay equal to the input reference clock period. Simulated in 65nm CMOS technology, the MPCG achieves an operating frequency range of 1.8GHz to 4GHz. And the MPCG will generate eight clocks evenly spaced by 45 degrees. At 2.5GHz, its peak to peak jitter with quiescent supply is 10ps, and its power consumption is 11mW.

[1]  Armin Tajalli,et al.  A wide tuning range, 1 GHz-2.5 GHz DLL-based fractional frequency synthesizer , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Rong-Jyi Yang,et al.  A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 µm CMOS Technology , 2007, IEEE J. Solid State Circuits.

[4]  William J. Dally,et al.  Jitter transfer characteristics of delay-locked loops - theories and design techniques , 2003, IEEE J. Solid State Circuits.

[5]  N. Kurd,et al.  Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.

[6]  Shen-Iuan Liu,et al.  A 0.7-2-GHz self-calibrated multiphase delay-locked loop , 2006 .

[7]  Shen-Iuan Liu,et al.  A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..