A multiphase clock generation based on DLL for source synchronous receiver in 65nm CMOS technology
暂无分享,去创建一个
Zhihua Wang | Ke Huang | Ziqiang Wang | Xuqiang Zheng | Chun Zhang | Chen Jia | Zhentao Li
[1] Armin Tajalli,et al. A wide tuning range, 1 GHz-2.5 GHz DLL-based fractional frequency synthesizer , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[2] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Rong-Jyi Yang,et al. A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 µm CMOS Technology , 2007, IEEE J. Solid State Circuits.
[4] William J. Dally,et al. Jitter transfer characteristics of delay-locked loops - theories and design techniques , 2003, IEEE J. Solid State Circuits.
[5] N. Kurd,et al. Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.
[6] Shen-Iuan Liu,et al. A 0.7-2-GHz self-calibrated multiphase delay-locked loop , 2006 .
[7] Shen-Iuan Liu,et al. A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..