Interfacing SoCLib CABA models with NoCBench for NoC perfomance evaluation

The number of cores in a single chip increases with the increase of communication needs. Network on Chips (NoCs) are developed to handle these needs. We present our work to evaluate models of NoC present in the SoCLib library with the NoCBench platform. NoCBench contains performance evaluation tools for NoC such as a Transaction Generator and an Execution Monitor. SoClib is a library of IP cores, including NoC, written in SystemC, we retain the WiNoCoD RF-NoC as a use case. Various benchmarks can be ported to our NoC to evaluate its performance and it can be compared with existing NoCs which used the same performance evaluation tools under NoCBench.

[1]  Bertrand Granado,et al.  A Dynamically Reconfigurable RF NoC for Many-Core , 2015, ACM Great Lakes Symposium on VLSI.

[2]  Timo Hämäläinen,et al.  A set of traffic models for Network-on-Chip benchmarking , 2011, 2011 International Symposium on System on Chip (SoC).

[3]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[4]  Ian O'Connor,et al.  Optical solutions for system-level interconnect , 2004, SLIP '04.

[5]  C. Nicopoulos,et al.  Design and Management of 3D Chip Multiprocessors Using Network-in-Memory , 2006, ISCA 2006.