Reconfiguration in a microprocessor: practical results

This paper investigates microprocessor design technique using redundancy in order to increase the yield by means of end-ofmanufacturing defect tolerance. A lot of effort was done to obtain a regular design allowing the introduction of standby elements at an adequate level. The HYETI microprocessor chip is being manufactured within the ESPRIT 824 project (task C) and this paper reports on the practical results on silicon. In the HYETI chip, the area of the redundant elements was limited to less than 25% and a good compromise between area overhead and yield enhancement was achieved.

[1]  Gabriele Saucier,et al.  ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Emile H. L. Aarts,et al.  Design-for-Testability of PLA'S Using Statistical Cooling , 1986, DAC 1986.

[3]  S. Gai,et al.  Fault detection in programmable logic arrays , 1986, Proceedings of the IEEE.

[4]  Chin-Long Wey,et al.  On the design of a redundant programmable logic array (RPLA) , 1987 .

[5]  W. L. Engl,et al.  A bipolar correlator with redundancy , 1987 .

[6]  Kozo Kinoshita,et al.  An Easily Testable Design of Programmable Logic Arrays for Multiple Faults , 1983, IEEE Transactions on Computers.

[7]  Norbert Wehn,et al.  A defect-tolerant and fully testable PLA , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[8]  Chin-Long Wey.  On yield consideration for the design of redundant programmable logic arrays , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Edward J. McCluskey,et al.  Lower Overhead Design for Testability of Programmable Logic Arrays , 1986, IEEE Transactions on Computers.