A novel 2.4-to-3.6 GHz wideband subharmonically injection-locked PLL with adaptively-aligned injection timing

A novel wideband subharmonically injection-locked PLL (SILPLL) is proposed. It adopts a new injection timing alignment technique to adjust injection timing adaptively in wide range of the output clock frequency. A proposed pulse generator is used for half-integral injection to relax the trade-off between phase-noise of SILPLL and output frequency resolution. The SILPLL is implemented in 65 nm 1P9M CMOS process. It consumes 9.1mW from a 1.2V supply and occupies an active core area of 1×0.6 mm2. The measured output frequency range is 2.4~3.6GHz and the rms jitter integrated from 1kHz to 30MHz is 146fs when output frequency is 3GHz.

[1]  I-Ting Lee,et al.  A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  K. Masu,et al.  An inductorless injection-locked PLL with 1/2- and 1/4-integral subharmonic locking in 90 nm CMOS , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Shen-Iuan Liu,et al.  A 2.4GHz sub-harmonically injection-locked PLL with self-calibrated injection timing , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  I-Ting Lee,et al.  A 4.8-GHz Dividerless Subharmonically Injection-Locked All-Digital PLL With a FOM of $-$252.5 dB , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  José Silva-Martínez,et al.  Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  B.M. Helal,et al.  A low noise programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop , 2009, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[8]  B. Helal,et al.  A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop , 2008, IEEE Journal of Solid-State Circuits.

[9]  Jinghong Chen,et al.  An 18-mW 1.175–2-GHz Frequency Synthesizer With Constant Bandwidth for DVB-T Tuners , 2009, IEEE Transactions on Microwave Theory and Techniques.

[10]  Jri Lee,et al.  Study of Subharmonically Injection-Locked PLLs , 2009, IEEE Journal of Solid-State Circuits.