Selective Search Area Reuse Algorithm for Low External Memory Access Motion Estimation

In motion estimation for video codec, reducing the amount of external memory access is critical to reduce power consumption and to minimize performance degradation. Previous search area reuse algorithms to reduce the memory access still suffer from coding efficiency degradation in fast motion video. Previously, we proposed a selective search area reuse (SSAR) algorithm to reduce the amount of external memory access with minimal coding efficiency degradation. In this letter, we extend SSAR algorithm to multiple reference frame motion estimation with a method to utilize multiple on-chip memories. Then, we propose a frame-level dynamic search range algorithm based on the SSAR algorithm. Finally, we propose a memory usage switching method to increase the utilization of the limited-size on-chip memory. Experimental results show that the proposed algorithm with a search range of 16 achieves 28.64-56.24% reduction according to the number of on-chip memories in multiple reference frames. In the results of the Foreman video sequence, our algorithm operating with a fixed-size on-chip memory compensated for quality degradation by up to 2.7 dB in the frames of fast camera motion, and reduced the amount of memory access by 22.6% with a peak signal-to-noise ratio gain of 1 dB in the frames of camera shaking.

[1]  Liang-Gee Chen,et al.  Low-power parallel tree architecture for full search block-matching motion estimation , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  Yu Sun,et al.  On using hierarchical motion history for motion estimation in H.264/AVC , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Liang-Gee Chen,et al.  Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[5]  Chong-Min Kyung,et al.  Search Area Selective Reuse Algorithm in Motion Estimation , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[6]  H. Shim,et al.  Data reuse algorithm for multiple reference frame motion estimation , 2007 .

[7]  Oscar C. Au,et al.  Content-adaptive Temporal Search Range Control Based on Frame Buffer Utilization , 2006, 2006 IEEE Workshop on Multimedia Signal Processing.

[8]  Jae Hun Lee,et al.  Variable block size motion estimation algorithm and its hardware architecture for H.264/AVC , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Chein-Wei Jen,et al.  On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture , 2002, IEEE Trans. Circuits Syst. Video Technol..

[10]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[11]  Liang-Gee Chen,et al.  Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[12]  Iain E. Garden Richardson,et al.  Design and Performance , 2004 .

[13]  Gauthier Lafruit,et al.  Memory centric design of an MPEG-4 video encoder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[14]  Wai-Yip Chan,et al.  Architecture for Multiple Reference Frame Variable Block Size Motion Estimation , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[15]  Liang-Gee Chen,et al.  Analysis and complexity reduction of multiple reference frames motion estimation in H.264/AVC , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[16]  Ming-Ting Sun,et al.  Fast multiple reference frame motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[17]  Hugo De Man,et al.  Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Hugo De Man,et al.  Power exploration for data dominated video applications , 1996, ISLPED '96.

[19]  Liang-Gee Chen,et al.  Single Reference Frame Multiple Current Macroblocks Scheme for Multiple Reference Frame Motion Estimation in H.264/AVC , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[20]  Luca Fanucci,et al.  Dynamic control of motion estimation search parameters for low complex H.264 video coding , 2006, IEEE Transactions on Consumer Electronics.

[21]  Teresa H. Y. Meng,et al.  Design of a low power video decompression chip set for portable applications , 1996, J. VLSI Signal Process..

[22]  Jing Wang,et al.  An efficient multi-frame dynamic search range motion estimation for H.264 , 2007, Electronic Imaging.

[23]  Anastasis A. Sofokleous,et al.  Review: H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia , 2005, Comput. J..

[24]  Yang Song,et al.  VLSI Oriented Fast Multiple Reference Frame Motion Estimation Algorithm for H.264/AVC , 2007, 2007 IEEE International Conference on Multimedia and Expo.