论文信息 - GaAs MESFET differential pass-transistor logic

GaAs MESFET differential pass-transistor logic

Two GaAs MESFET implementations of differential pass-transistor logic (DPTL) are presented. The DPTL logic technique combines the area efficiencies and high operation speeds of ratioless pass-transistor circuits with the additional features of noise immunity and low power dissipation. Circuit structures are presented for both depletion (D)-mode and enhancement/depletion (E/D)-mode MESFET technologies, and are compared with buffered FET logic (BFL) and direct-coupled FET logic (DCFL), respectively. Experimental results are provided to verify the functionality and the performance features of both DPTL forms. >

C.A.T. Salama | J. H. Pasternak

[1] H. Shimizu,et al. A GaAs data switching IC for a gigabits per second communication system , 1986 .

[2] R. Tuyl,et al. High-speed integrated logic with GaAs MESFET's , 1974 .

[3] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[4] John H. Pasternak,et al. Optimization of Submicron CMOS Differential Pass-Transistor Logic , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.

[5] R. A. Sadler,et al. GaAs prescalers and counters for fast-settling frequency synthesizers , 1990 .

[6] J. H. Pasternak,et al. Differential pass-transistor logic partial-product generator for iterative multipliers , 1989 .

[7] C.A.T. Salama,et al. CMOS differential pass-transistor logic design , 1987 .