Advanced diagnosis: SBST and BIST integration in automotive E/E architectures

The constantly growing amount of semiconductors in automotive systems increases the number of possible defect mechanisms, and therefore raises also the effort to maintain a sufficient level of quality and reliability. A promising solution to this problem is the on-line application of structural tests in key components, typically ECUs. In this work, an approach for the optimized integration of both Software-Based Self-Tests (SBST) and Built-In Self-Tests (BIST) into E/E architectures is presented. The approach integrates the execution of the tests non-intrusively, i. e., it (a) does not affect functional applications and (b) does not require costly changes in the communication schedules or additional communication overhead. Via design space exploration, optimized implementations with respect to multiple conflicting objectives, i. e., monetary costs, safety, test quality, and required execution time are derived.

[1]  Hans-Joachim Wunderlich,et al.  Structural In-Field Diagnosis for Random Logic Circuits , 2011, 2011 Sixteenth IEEE European Test Symposium.

[2]  Subhasish Mitra,et al.  CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns , 2008, 2008 Design, Automation and Test in Europe.

[3]  Michael Glaß,et al.  Non-intrusive integration of advanced diagnosis features in automotive E/E-architectures , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Michael Glaß,et al.  Considering diagnosis functionality during automatic system-level design of automotive networks , 2012, DAC Design Automation Conference 2012.

[5]  Jürgen Teich,et al.  Hardware/Software Codesign: The Past, the Present, and Predicting the Future , 2012, Proceedings of the IEEE.

[6]  Dimitris Gizopoulos,et al.  Effective software-based self-test strategies for on-line periodic testing of embedded processors , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[7]  Jacob A. Abraham,et al.  Automatic generation of instruction sequences targeting hard-to-detect structural faults in a processor , 2006, 2006 IEEE International Test Conference.

[8]  Matteo Sonza Reorda,et al.  Microprocessor Software-Based Self-Testing , 2010, IEEE Design & Test of Computers.

[9]  Shianling Wu,et al.  Logic BIST Architecture for System-Level Test and Diagnosis , 2009, 2009 Asian Test Symposium.

[10]  Dimitris Gizopoulos,et al.  Online Periodic Self-Test Scheduling for Real-Time Processor-Based Systems Dependability Enhancement , 2009, IEEE Transactions on Dependable and Secure Computing.

[11]  Paolo Bernardi,et al.  A New Architecture to Cross-Fertilize On-Line and Manufacturing Testing , 2011, 2011 Asian Test Symposium.

[12]  Hans-Joachim Wunderlich,et al.  Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs , 2012, 2012 IEEE 21st Asian Test Symposium.

[13]  Giovanni Squillero,et al.  Automatic test program generation: a case study , 2004, IEEE Design & Test of Computers.

[14]  Rubin A. Parekhji,et al.  Design techniques and tradeoffs in implementing non-destructive field test using logic BIST self-test , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[15]  Hans-Joachim Wunderlich,et al.  BIST for systems-on-a-chip , 1998, Integr..

[16]  Hans-Joachim Wunderlich,et al.  Built-in self-diagnosis exploiting strong diagnostic windows in mixed-mode test , 2012, 2012 17th IEEE European Test Symposium (ETS).

[17]  Sujit Dey,et al.  A scalable software-based self-test methodology for programmable processors , 2003, DAC '03.

[18]  Huai Li,et al.  Design for Board and System Level Structural Test and Diagnosis , 2006, 2006 IEEE International Test Conference.

[19]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[20]  Martin Lukasiewycz,et al.  Opt4J: a modular framework for meta-heuristic optimization , 2011, GECCO '11.