From POOSL to UPPAAL: Transformation and Quantitative Analysis

POOSL (Parallel Object-Oriented Specification Language) is a powerful general purpose system-level modeling language. In research on design space exploration of motion control systems, POOSL has been used to construct models for performance analysis. The considered motion control algorithms are characterized by periodic execution. They are executed by multiple processors, which are interconnected by Rapid Input/Output (RapidIO) packet switches. Packet latencies as worst-case latencies and average-case latencies are essential performance criteria for motion control systems. However, POOSL analysis merely allows for estimation results for these latency metrics since it is primarily based on simulation. Because motion control systems are time-critical and safety-critical, worst-case latencies of packets are strict timing constraints. Therefore exact worst-case latencies are to be determined. Motivated by this requirement we propose to use model checking techniques. In this paper we illustrate how a POOSL model of a (simplified) motion control system can be transformed into an UPPAAL model and we verify its functional behavior and worst-case latencies. Moreover, we show that analysis of average-case latencies can also be accomplished with assistance of the model checking tool UPPAAL.

[1]  Robin Milner,et al.  Communication and concurrency , 1989, PHI Series in computer science.

[2]  Kim G. Larsen,et al.  A Tutorial on Uppaal , 2004, SFM.

[3]  Donald E. Knuth,et al.  The Art of Computer Programming: Volume 3: Sorting and Searching , 1998 .

[4]  Timothy J. Purcell.  Sorting and searching , 2005, SIGGRAPH Courses.

[5]  Kim G. Larsen,et al.  Optimal scheduling using priced timed automata , 2005, PERV.

[6]  Mcw Marc Geilen.  Formal techniques for verification of complex real-time systems , 2002 .

[7]  Bd Bart Theelen,et al.  Performance Modelling for System-Level Design. Tutorial. , 2005 .

[8]  Donald Ervin Knuth,et al.  The Art of Computer Programming , 1968 .

[9]  Klaus Schneider,et al.  Symbolic model checking of real-time systems , 2001, Proceedings Eighth International Symposium on Temporal Representation and Reasoning. TIME 2001.

[10]  Joseph Sifakis,et al.  Specification and verification of concurrent systems in CESAR , 1982, Symposium on Programming.

[11]  Kim G. Larsen,et al.  Verification and Performance Analysis for Embedded Systems , 2009, 2009 Third IEEE International Symposium on Theoretical Aspects of Software Engineering.

[12]  Marc Geilen,et al.  Software/Hardware Engineering with the Parallel Object-Oriented Specification Language , 2007, 2007 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2007).

[13]  Greg Shippen.  The rapidio high-speed interconnect : A technical overview , 2007 .

[14]  Wang Yi,et al.  UPPAAL 4.0 , 2006, Third International Conference on the Quantitative Evaluation of Systems - (QEST'06).

[15]  M. V. Wilkes,et al.  The Art of Computer Programming, Volume 3, Sorting and Searching , 1974 .

[16]  Jpm Jeroen Voeten,et al.  Specification of reactive hardware/software systems : the method software/hardware engineering (SHE) , 1997 .

[17]  van Fn Frank Wijk,et al.  An Abstract Modeling Approach Towards System-Level Design-Space Exploration , 2003 .

[18]  Jeroen Voeten,et al.  Performance modelling of a network processor using POOSL , 2003, Comput. Networks.

[19]  Joseph Sifakis,et al.  An Overview and Synthesis on Timed Process Algebras , 1991, REX Workshop.