Comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor

The continuous improvement on the design methodologies and processes has made possible the creation of huge and very complex digital systems. Design verification is one of the main tasks in the design flow, aiming to certify the system functionality has been accomplished accordingly to the specification. A simulation based technique known as functional verification has been followed by the industry. In recent years, several articles in functional verification have been presented, focusing either on specific design verification experiments or on methods to improve and accelerate coverage reaching. In the first category, the majority of the papers are aimed to processors verification, while communication systems experiences were not such commonly reported. In the second category, different authors have proposed methodologies, which need an extensive and complex work by the verification engineer on tuning the acceleration algorithms to the specific design. In the present paper, we present a functional verification methodology applied to a Bluetooth Baseband adaptor core, described in SystemC RTL. Two techniques are considered, one following the traditional framework of applying random stimuli and checking functional coverage aspects; in the second one, a simple acceleration procedure, based on redundant stimuli filtering, is included. For both solutions, a hierarchical approach is adopted. We present several results comparing both solutions, showing the gain obtained in using the acceleration technique. Additionally, we show how results on a real testbench application environment correlate to the hierarchical verification approach taken.

[1]  Bo Shen,et al.  Functional verification methodology of a 32-bit RISC microprocessor , 2002, IEEE 2002 International Conference on Communications, Circuits and Systems and West Sino Expositions.

[2]  Jongshin Shin,et al.  A genetic approach to automatic bias generation for biased random instruction generation , 2001, Proceedings of the 2001 Congress on Evolutionary Computation (IEEE Cat. No.01TH8546).

[3]  Janick Bergeron,et al.  Writing Testbenches: Functional Verification of HDL Models, Second Edition , 2003 .

[4]  Amir Hekmatpour,et al.  Coverage-directed management and optimization of random functional verification , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  Kurt Keutzer,et al.  Coverage Metrics for Functional Validation of Hardware Designs , 2001, IEEE Des. Test Comput..

[6]  Yves Mathys,et al.  Verification strategy for integration 3G baseband SoC , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[7]  Janick Bergeron,et al.  Writing Testbenches: Functional Verification of HDL Models , 2000 .

[8]  Klaus-Dieter Schubert,et al.  Comparison of Bayesian networks and data mining for coverage directed verification category simulation-based verification , 2003, Eighth IEEE International High-Level Design Validation and Test Workshop.

[9]  Guido Araujo,et al.  An automatic testbench generation tool for a systemC functional verification methodology , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).