Investigation on Recrystallization Channel for Vertical C-Shaped-Channel Nanosheet FETs by Laser Annealing

Transistor scaling has become increasingly difficult in the dynamic random access memory (DRAM). However, vertical devices will be good candidates for 4F2 DRAM cell transistors (F = pitch/2). Most vertical devices are facing some technical challenges. For example, the gate length cannot be precisely controlled, and the gate and the source/drain of the device cannot be aligned. Recrystallization-based vertical C-shaped-channel nanosheet field-effect transistors (RC-VCNFETs) were fabricated. The critical process modules of the RC-VCNFETs were developed as well. The RC-VCNFET with a self-aligned gate structure has excellent device performance, and its subthreshold swing (SS) is 62.91 mV/dec. Drain-induced barrier lowering (DIBL) is 6.16 mV/V.

[1]  A. Du,et al.  Vertical N-Type and P-Type Nanosheet FETs With C-Shaped Channel , 2023, IEEE Transactions on Electron Devices.

[2]  H. Jagannathan,et al.  Hardware Based Performance Assessment of Vertical-Transport Nanosheet Technology , 2022, International Electron Devices Meeting.

[3]  C. O. Chui,et al.  Critical Process Features Enabling Aggressive Contacted Gate Pitch Scaling for 3nm CMOS Technology and Beyond , 2022, 2022 International Electron Devices Meeting (IEDM).

[4]  A. Du,et al.  Vertical C-Shaped-Channel Nanosheet FETs Featured With Precise Control of Both Channel-Thickness and Gate-Length , 2022, IEEE Electron Device Letters.

[5]  A. Young,et al.  Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices , 2021, 2021 IEEE International Electron Devices Meeting (IEDM).

[6]  A. Du,et al.  Vertical Sandwich GAA FETs With Self-Aligned High-k Metal Gate Made by Quasi Atomic Layer Etching Process , 2021, IEEE Transactions on Electron Devices.

[7]  Guilei Wang,et al.  First Demonstration of Novel Vertical Gate-All-Around Field-Effect-Transistors Featured by Self-Aligned and Replaced High-κ Metal Gates. , 2021, Nano letters.

[8]  H. Mertens,et al.  Buried Power Rail Scaling and Metal Assessment for the 3 nm Node and Beyond , 2020, 2020 IEEE International Electron Devices Meeting (IEDM).

[9]  Christopher J. Wilson,et al.  Buried Power Rail Integration With FinFETs for Ultimate CMOS Scaling , 2020, IEEE Transactions on Electron Devices.

[10]  A. Du,et al.  Selective Digital Etching of Silicon-Germanium using Nitric and Hydrofluoric Acids. , 2020, ACS applied materials & interfaces.

[11]  H. Mertens,et al.  Buried Power Rail Integration with Si FinFETs for CMOS Scaling beyond the 5 nm Node , 2020, 2020 IEEE Symposium on VLSI Technology.

[12]  Huilong Zhu,et al.  Vertical Sandwich Gate-All-Around Field-Effect Transistors With Self-Aligned High-k Metal Gates and Small Effective-Gate-Length Variation , 2020, IEEE Electron Device Letters.

[13]  E. Beyne,et al.  Power Delivery Network (PDN) Modeling for Backside-PDN Configurations With Buried Power Rails and $\mu$ TSVs , 2020, IEEE Transactions on Electron Devices.

[14]  Diederik Verkest,et al.  Buried Power Rails and Back-side Power Grids: Arm® CPU Power Delivery Network Design Beyond 5nm , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[15]  Y. Hwang,et al.  Stretched tunnelling body contact structure for suppressing the FBE in a vertical cell DRAM , 2019, Electronics Letters.

[16]  S. Jung,et al.  3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[17]  Y. Hwang,et al.  Novel Band-to-Band Tunneling Body Contact (BTBC) Structure to Suppress the Floating- Body Effect in a Vertical-Cell DRAM , 2018, IEEE Electron Device Letters.

[18]  Yang‐Kyu Choi,et al.  A Comprehensive Study of a Single-Transistor Latch in Vertical Pillar-Type FETs With Asymmetric Source and Drain , 2018, IEEE Transactions on Electron Devices.

[19]  Y. Hwang,et al.  Suppression of the Floating-Body Effect of Vertical-Cell DRAM With the Buried Body Engineering Method , 2018, IEEE Transactions on Electron Devices.

[20]  Ki-Whan Song,et al.  A 31 ns Random Cycle VCAT-Based 4F $^{2}$ DRAM With Manufacturability and Enhanced Cell Efficiency , 2010, IEEE Journal of Solid-State Circuits.

[21]  Peidong Yang,et al.  Silicon Vertically Integrated Nanowire Field Effect Transistors , 2006 .

[22]  Kinam Kim,et al.  A novel multibridge-channel MOSFET (MBCFET): fabrication technologies and characteristics , 2003 .

[23]  Walter Riess,et al.  Realization of a silicon nanowire vertical surround-gate field-effect transistor. , 2006, Small.