Improving the dependability of dynamically reconfigurable hardware by concurrent replication of active resources

This presentation describes a low-level technique to replicate active resources (i.e. resources that are being used by functions that are currently running) in dynamically reconfigurable FPGAs, with the main objective of releasing them to be tested in a non-intrusive way. This technique may be used to support i) Online concurrent testing to detect any faults that emerge during system operation, ii) Enhanced fault tolerance 1 (restoring the reliability index by replacing a defective resource), and iii) Reallocation of the FPGA logic space to prevent excessive delays or wasting resources due to fragmentation. All solutions proposed reuse the IEEE 1149.1 (JTAG) test access port and boundary-scan architecture to ensure a low-cost / low overhead implementation.

[1]  Hideo Fujiwara,et al.  On the complexity of universal fault diagnosis for look-up table FPGAs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[2]  Gustavo Ribeiro Alves,et al.  Active replication: towards a truly SRAM-based FPGA on-line concurrent testing , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[3]  Edward J. McCluskey,et al.  A memory coherence technique for online transient error recovery of FPGA configurations , 2001, FPGA '01.

[4]  Yervant Zorian,et al.  RAM-based FPGAs: a test approach for the configurable logic , 1998, Proceedings Design, Automation and Test in Europe.

[5]  Fabrizio Lombardi,et al.  An Approach for Detecting Multiple Faulty FPGA Logic Blocks , 2000, IEEE Trans. Computers.

[6]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Milan Vasilko,et al.  DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems , 1999, FPL.

[8]  Hossam ElGindy,et al.  Dynamic scheduling of tasks on partially reconfigurable FPGAs , 2000 .

[9]  H. Ito,et al.  Design of an automatic testing for FPGAs , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[10]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[11]  Gustavo Ribeiro Alves,et al.  A self-healing real-time system based on run-time self-reconfiguration , 2005, 2005 IEEE Conference on Emerging Technologies and Factory Automation.

[12]  Fabrizio Lombardi,et al.  Testing configurable LUT-based FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Miodrag Potkonjak,et al.  On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[14]  José M.F. Ferreira,et al.  Run-time Defragmentation for Dynamically Reconfigurable Hardware , 2005 .

[15]  Parag K. Lala,et al.  On-line testable logic design for FPGA implementation , 1997, Proceedings International Test Conference 1997.

[16]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[17]  Jürgen Teich,et al.  Compile-time Optimization of Dynamic Hardware Reconfigurations , 1999, PDPTA.

[18]  Charles E. Stroud,et al.  BIST-based diagnostics of FPGA logic blocks , 1997, Proceedings International Test Conference 1997.

[19]  BaumannRobert.  Soft Errors in Advanced Computer Systems , 2005 .