Fabrication of 32 nm Vertical nMOSFETs with Asymmetric Graded Lightly Doped Drain Structure
暂无分享,去创建一个
Ru Huang | Xing Zhang | Xia An | Yangyuan Wang | Dacheng Zhang | Falong Zhou | Dake Wu | Ao Guo | Xiaoyan Xu
[1] U. Langmann,et al. Short-channel vertical sidewall MOSFETs , 2001 .
[2] Y. Murao,et al. An asymmetric sidewall process for high performance LDD MOSFET's , 1994 .
[3] D.K. Nayak,et al. A comprehensive study of performance and reliability of P, As, and hybrid As/P nLDD junctions for deep-submicron CMOS logic technology , 1997, IEEE Electron Device Letters.
[4] M. Inuishi,et al. Graded-junction gate/n/sup -/ overlapped LDD MOSFET structures for high hot-carrier reliability , 1991 .
[5] Robert W. Dutton,et al. Impact of lateral source/drain abruptness on device performance , 2002 .