EWA: exact wiring-sizing algorithm
暂无分享,去创建一个
[1] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Jason Cong,et al. Performance optimization of VLSI interconnect layout , 1996, Integr..
[3] R.-S. Tsay,et al. Exact zero skew , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[4] Lawrence T. Pileggi,et al. Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] L. Pileggi,et al. A sequential quadratic programming approach to concurrent gate and wire sizing , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[6] John Philip Fishburn,et al. Shaping a distributed-rc line to minimize elmore delay , 1995 .
[7] Lawrence T. Pileggi,et al. Post-processing of clock trees via wiresizing and buffering for robust design , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Ross Baldick,et al. A sequential quadratic programming approach to concurrent gate and wire sizing , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] D. F. Wong,et al. Optimal wire-sizing formula under the Elmore delay model , 1996, 33rd Design Automation Conference Proceedings, 1996.
[10] Paul Penfield,et al. Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.
[11] Jason Cong,et al. Optimal wiresizing under Elmore delay model , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] J. Ecker. Geometric Programming: Methods, Computations and Applications , 1980 .
[13] Lawrence T. Pileggi,et al. RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[15] Qing Zhu,et al. Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[16] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Sachin S. Sapatnekar,et al. RC Interconnect Optimization under the Elmore Delay Model , 1994, 31st Design Automation Conference.
[18] Sung-Mo Kang,et al. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Ronald A. Rohrer,et al. Pole and zero sensitivity calculation in asymptotic waveform evaluation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] J. Cong,et al. Optimal wiresizing under the distributed Elmore delay model , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[21] Sachin S. Sapatnekar,et al. Wire sizing as a convex optimization problem: exploring the area-delay tradeoff , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[22] Lawrence T. Pillage,et al. Rc Interconnect Synthesis-a Moment Fitting Approach , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[23] Lawrence T. Pileggi,et al. Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization , 1993, 30th ACM/IEEE Design Automation Conference.
[24] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.