3D multichannels and stacked nanowires technologies for new design opportunities in nanoelectronics

Novel 3D stacked gate-all-around multichannel CMOS architectures were developed to propose low leakage solutions and new design opportunities for sub-32 nm nodes. Those architectures offer specific advantages compared to other planar or non planar CMOS devices. In particular, ultra-low IOFF (< 20 pA/mum) and high ION (> 2.2 mA/mum) were demonstrated. Moreover, those transistors do not suffer from discrete width layout constraints and can benefit from specific options like independent gate operation.

[1]  Thomas Ernst,et al.  Growth of SiGe/Si superlattices on silicon-on-insulator substrates for multi-bridge channel field effect transistors , 2005 .

[2]  Sung Min Kim,et al.  122 Mb High Speed SRAM Cell with 25 nm Gate Length Multi-Bridge-Channel MOSFET (MBCFET) on Bulk Si Substrate , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[3]  I. Hassoune,et al.  Double-gate MOSFET based reconfigurable cells , 2007 .

[4]  S. Hareland,et al.  Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[5]  X. Garros,et al.  Impact of the gate stack on the electrical performances of 3D multi-channel MOSFET (MCFET) on SOI , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[6]  Thomas Ernst,et al.  Hydrogen annealing of arrays of planar and vertically stacked Si nanowires , 2007 .

[7]  B. Nikolic,et al.  FinFET SRAM with Enhanced Read / Write Margins , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[8]  D. Delille,et al.  Highly performant double gate MOSFET realized with SON process , 2003, IEEE International Electron Devices Meeting 2003.

[9]  F. Andrieu,et al.  3D stacked channels: how series resistances can limit 3D devices performance , 2007, 2007 IEEE International SOI Conference.

[10]  Chenming Hu,et al.  5nm-gate nanowire FinFET , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[11]  O. Faynot,et al.  3D nanowire gate-all-around transistors: Specific integration and electrical features , 2008 .

[12]  F. Andrieu,et al.  Novel integration process and performances analysis of Low STandby Power (LSTP) 3D multi-channel CMOSFET (MCFET) on SOI with metal / high-K gate stack , 2008, 2008 Symposium on VLSI Technology.

[13]  B. Ryu,et al.  High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[14]  Simon Deleonibus,et al.  Oxidation of Suspended Stacked Silicon Nanowire for Sub-10nm Cross-Section Shape Optimization , 2008 .

[15]  T. Ernst,et al.  Stacked Nanowires ΦFET with Independent Gates: A Novel Device for Ultra-dense Low-Power Applications , 2007, 2007 IEEE International SOI Conference.

[16]  H. Lapuyade,et al.  Analog Design Considerations For Independently Driven Double Gate MOSfets And Their Application in a Low-Voltage OTA , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[17]  A. Asenov,et al.  Impact of Random Dopant Fluctuation on Bulk CMOS 6-T SRAM Scaling , 2006, European Solid-State Device Research Conference.

[18]  Nicolas Loubet,et al.  A Breakthrough Electronic Lithography Process Through Si Layer for Self Aligning Gates in Planar Double-Gate Transistors for 32nm Node And Below , 2007 .

[19]  O. Faynot,et al.  Novel 3D integration process for highly scalable Nano-Beam stacked-channels GAA (NBG) FinFETs with HfO2/TiN gate stack , 2006, 2006 International Electron Devices Meeting.

[20]  Olivier Thomas,et al.  Sub-1V, Robust and Compact 6T SRAM cell in Double Gate MOS technology , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[21]  T. Ernst,et al.  Localized SOI technology: an innovative Low Cost self-aligned process for Ultra Thin Si-film on thin BOX integration for Low Power applications , 2007, 2007 IEEE International Electron Devices Meeting.

[22]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[23]  O. Faynot,et al.  Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN/HfO2 gate stack , 2007, 2007 IEEE International Electron Devices Meeting.

[24]  A. Vladimirescu,et al.  In-depth Analysis of 4T SRAM Cells in Double-Gate CMOS , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.