Folded fully depleted FET using Silicon-On-Nothing technology as a highly W-scaled planar solution

Abstract This work proposes a planar fully depleted “folded” technology integrated on bulk substrate as an innovative solution for upcoming low power nodes to enhance drive current on narrow devices. We report a detailed fabrication method, combining advanced selective epitaxy faceting and SON (Silicon-On-Nothing) process, to provide u ltra t hin b ody and b uried oxide (UTB 2 ) devices with improved drive current I on for a given designed footprint W design when scaling the device width . We compare the fabrication and electrical behavior between 〈1 1 0〉 channel, i.e. 0°-rotated wafer, and 〈1 0 0〉 channel, i.e. 45°-rotated wafer, for the same (1 0 0) surface orientation.

[1]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[2]  M. Haond,et al.  First 80 nm SON (Silicon-On-Nothing) MOSFETs with perfect morphology and high electrical performance , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  V. Trivedi,et al.  Suppression of corner effects in triple-gate MOSFETs , 2003, IEEE Electron Device Letters.

[4]  Nicolas Loubet,et al.  Facet Propagation in Si(Ge) Epitaxy or Etching , 2006 .

[5]  Nicolas Loubet,et al.  Si1-xGex/Si Selective Etch with HCl for Thin Si-Channel Transistors Integration , 2007 .

[6]  W. Xiong,et al.  Threshold voltage and subthreshold slope of multiple-gate SOI MOSFETs , 2003, IEEE Electron Device Letters.

[7]  M. Jurczak,et al.  Silicon-on-Nothing (SON)-an innovative process for advanced CMOS , 2000 .

[8]  G. Ghibaudo,et al.  Planar Bulk+ technology using TiN/Hf-based gate stack for low power applications , 2008, 2008 Symposium on VLSI Technology.

[9]  A. Talbot,et al.  High-density plane deposition kinetics and facet propagation in silicon-selective epitaxial growth , 2006, 2006 International SiGe Technology and Device Meeting.

[10]  P. Chevalier,et al.  Si/SiGe Epitaxy: a Ubiquitous Process for Advanced Electronics , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  A. Juge,et al.  Extrinsic, Parasitic Capacitance Contributions of MOSFETs, their Impact on Performance, and their Modeling , 2006, 2006 European Solid-State Device Research Conference.

[12]  Stephane Monfray,et al.  Requirements for ultra-thin-film devices and new materials for the CMOS roadmap , 2004 .