A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator

A 10 Gb/s clock and data recovery (CDR) circuit for use in multi-channel applications is presented. The module comprises a binary phase detector, an analog phase interpolator, and a 1:4 demultiplexer. The prototype macro fabricated in a 0.11 /spl mu/m CMOS technology consumes 220 mW. The active area is about 0.25/spl times/1.4 mm/sup 2/. The CDR fulfills the jitter tolerance requirements set by SDH/SONET with the test being based on a BER of 10/sup -12/ and a PRBS of 2/sup 23/-1.

[1]  Behzad Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector , 2003, IEEE J. Solid State Circuits.

[2]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[3]  D. Inglis,et al.  A CMOS low-power multiple 2.5-3.125-Gb/s serial link macrocellfor high IO bandwidth network ICs , 2002, IEEE Journal of Solid-State Circuits.

[4]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[5]  J. Lee,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  K. Nakamura,et al.  A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  H. Tamura,et al.  A CMOS multi-channel 10Gb/s transceiver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..