IR-Drop Management in FPGAs

This paper presents novel computer-aided design (CAD) techniques for mitigating IR-drops in field-programmable gate arrays (FPGAs). The proposed placement and routing relies on reducing the switching activities in local regions in the FPGA fabric to improve the profile of the supply voltage distribution. The proposed techniques reduce IR-drops and the variance of the supply voltage distribution across all the nodes in the power grid network. The proposed CAD techniques are efficient as they do not require solving the power grid model at every placement and routing iteration. A reduction of up to 53% in maximum IR-drop and up to 66% reduction in standard deviation of is obtained from the design techniques proposed in this paper with an average impact of 3% on circuit delay.

[1]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[2]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[3]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[4]  Mohab Anis,et al.  An analytical state dependent leakage power model for FPGAs , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[5]  Rajendran Panda,et al.  Optimal placement of power-supply pads and pins , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Steven J. E. Wilton,et al.  A Flexible Power Model for FPGAs , 2002, FPL.

[7]  Sachin S. Sapatnekar,et al.  Partition-driven standard cell thermal placement , 2003, ISPD '03.

[8]  Sachin S. Sapatnekar,et al.  Partition-based algorithm for power grid design using locality , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Sung-Mo Kang,et al.  Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Masanori Hashimoto,et al.  Statistical analysis of clock skew variation in H-tree structure , 2005, Sixth international symposium on quality electronic design (isqed'05).

[11]  Rajendran Panda,et al.  Worst case clock skew under power supply variations , 2002, TAU '02.

[12]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[13]  Mohab Anis,et al.  IR-drop management CAD techniques in FPGAs for power grid reliability , 2009, 2009 10th International Symposium on Quality Electronic Design.

[14]  Malgorzata Marek-Sadowska,et al.  On-chip power supply network optimization using multigrid-based technique , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[15]  Kaustav Banerjee,et al.  Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits , 2005, Sixth international symposium on quality electronic design (isqed'05).

[16]  Sachin S. Sapatnekar,et al.  Congestion-aware topology optimization of structured power/ground networks , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Qing K. Zhu.  Package and I/O Design for Power Delivery , 2005 .