Chip scale topography evolution model for CMP process optimization