论文信息 - A low jitter 5.3-GHz 0.18-/spl mu/m CMOS PLL based frequency synthesizer

A low jitter 5.3-GHz 0.18-/spl mu/m CMOS PLL based frequency synthesizer

A 5.3-GHz CMOS phase locked loop (PLL) based frequency synthesizer is reported. The PLL operates as an integer-N frequency synthesizer using a ring-type voltage controlled oscillator (VCO). The PLL based synthesizer operates from 4.9 to 5.3-GHz and achieves a phase noise of -121.9 dBc/Hz at 10-MHz offset frequency from the carrier for maximum oscillation frequency of 5.3-GHz. The ring VCO works from 4.21 to 5.46-GHz with a maximum power consumption of 4.7-mW. A completely ripple-free VCO control voltage is obtained using a current mirror current source in a charge pump loop filter. The PLL is implemented with TSMC 0.18-/spl mu/m technology for GSM applications. The output rms jitter is 0.3% of the oscillator period. The total power consumption of this synthesizer is only 10-mW from a 1.8 V power supply.

F. Jain | S. Ali

[1] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2] John G. Maneatis. PLL Based on Self-Biased Techniques , 1996 .

[3] William J. Kaiser,et al. A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop , 2001 .

[4] Asad A. Abidi,et al. An all-CMOS architecture for a low-power frequency-hopped 900 MHz spread spectrum transceiver , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[5] Behzad Razavi,et al. A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[6] Joo Leong Tham,et al. SP 24.5: A 900MHz Frequency Synthesizer with Integrated LC Voltage-Controlled Oscillator , 1996 .

[7] Lizhong Sun,et al. A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator , 2001, IEEE J. Solid State Circuits.