Placement of shorting vias for power integrity in multi-layered structures

The effect of the number of the shorting vias on the power integrity of multi-layered structures has been demonstrated in this paper. Following that, an empirical design rule for the fewest number of the shorting vias is proposed to maintain the original power integrity and reduce the cost at the same time. For validation, the design concept is also realized in a real package structure at last.

[1]  Joungho Kim,et al.  Analysis of via distribution effect on multi-layered power/ground transfer impedance of high-performance packages , 2002, Electrical Performance of Electronic Packaging,.

[2]  Barry K. Gilbert,et al.  Wave model solution to the ground/power plane noise problem , 1995 .

[3]  Jiayuan Fang,et al.  Effects of power/ground via distribution on the power/ground performance of C4/BGA packages , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[4]  Jiayuan Fang,et al.  Shorting via arrays for the elimination of package resonance to reduce power supply noise in multi-layered area-array IC packages , 1998, Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No.98CB36211).