Placement of shorting vias for power integrity in multi-layered structures
暂无分享,去创建一个
[1] Joungho Kim,et al. Analysis of via distribution effect on multi-layered power/ground transfer impedance of high-performance packages , 2002, Electrical Performance of Electronic Packaging,.
[2] Barry K. Gilbert,et al. Wave model solution to the ground/power plane noise problem , 1995 .
[3] Jiayuan Fang,et al. Effects of power/ground via distribution on the power/ground performance of C4/BGA packages , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).
[4] Jiayuan Fang,et al. Shorting via arrays for the elimination of package resonance to reduce power supply noise in multi-layered area-array IC packages , 1998, Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No.98CB36211).