Optimized SRAM cell design for high speed and low power applications

In this paper, we have proposed a new SRAM cell architecture which consists of an asymmetric inverter pair to reduce the power consumption. In this work, we reduced the power and delay during write operation by a significant amount. However the area will be increased slightly. The average power consumption in SRAM cell is reduced by about 65.50% during a write operation and reduction in write delay is 63%. This SRAM is applicable to the areas where high speed and low power operation is required, especially in battery operated products like mobile phones and laptops etc.

[1]  Rajiv V. Joshi,et al.  A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  S. Dasgupta,et al.  A comparative study of 6T, 8T and 9T decanano SRAM cell , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.

[3]  Magdy A. Bayoumi,et al.  Low-Power Cache Design Using 7T SRAM Cell , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Christian Piguet.  Low-Power Processors and Systems on Chips , 2005 .

[5]  Vasily G. Moshnyaga,et al.  Low-Power Cache Design , 2018, Low-Power Processors and Systems on Chips.

[6]  Feipei Lai,et al.  Zero-aware asymmetric SRAM cell for reducing cache power in writing zero , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Lee-Sup Kim,et al.  A low-power SRAM using hierarchical bit line and local sense amplifiers , 2005, IEEE J. Solid State Circuits.

[8]  Magdy A. Bayoumi,et al.  Novel 7T sram cell for low power cache design , 2005, Proceedings 2005 IEEE International SOC Conference.

[9]  S. Natarajan,et al.  A high density, low leakage, 5T SRAM for embedded caches , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[10]  Karsten P. Ulland,et al.  Vii. References , 2022 .

[11]  Ajay Kumar Singh,et al.  A proposed SRAM cell for low power consumption during write operation , 2009 .