A Flexible and Scalable Structure to Compensate Frequency Response Mismatches in Time-Interleaved ADCs

In this paper, we present a flexible and scalable structure to compensate frequency response mismatches in time-interleaved analog-to-digital converters (TI-ADCs). The flexibility of the structure allows for designing compensation filters independent of the number of channels that can achieve any desired signal-to-noise ratio due to the scalability of the structure. Therefore, the compensation structure may be used to compensate time-varying frequency response mismatches in TI-ADCs, as well as to reconstruct uniform samples from nonuniformly sampled signals. We analyze the compensation structure, investigate its performance, and demonstrate application areas of the structure through numerous examples.

[1]  A. W. M. van den Enden,et al.  Discrete Time Signal Processing , 1989 .

[2]  Christian Vogel,et al.  The impact of combined channel mismatch effects in time-interleaved ADCs , 2005, IEEE Transactions on Instrumentation and Measurement.

[3]  John G. Proakis,et al.  Digital signal processing (2nd ed.): principles, algorithms, and applications , 1992 .

[4]  Stephen H. Lewis,et al.  Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  U. Madhow,et al.  Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter , 2005, IEEE Transactions on Microwave Theory and Techniques.

[6]  Jieh-Tsorng Wu,et al.  A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration , 2006, IEEE Journal of Solid-State Circuits.

[7]  Jingbo Wang,et al.  A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture , 2006, IEEE Journal of Solid-State Circuits.

[8]  Bernard C. Levy,et al.  Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Franco Maloberti,et al.  Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Stefan Tertinek,et al.  Reconstruction of Nonuniformly Sampled Bandlimited Signals Using a Differentiator–Multiplier Cascade , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  S. C. Chan,et al.  On the design and implementation of FIR and IIR digital filters with variable frequency characteristics , 2002 .

[13]  C. Vogel.  A Frequency Domain Method for Blind Identification of Timing Mismatches in Time-Interleaved ADCs , 2006, 2006 NORCHIP.

[14]  S. Saleem,et al.  LMS-based identification and compensation of timing mismatches in a two-channel time-interleaved analog-to-digital converter , 2007, Norchip 2007.

[15]  S. Mitra,et al.  Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer , 1991 .

[16]  Gernot Kubin,et al.  Modeling of time-interleaved ADCs with nonlinear hybrid filter banks , 2005 .

[17]  Jieh-Tsorng Wu,et al.  A background timing-skew calibration technique for time-interleaved analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Martin Vetterli,et al.  A theory of multirate filter banks , 1987, IEEE Trans. Acoust. Speech Signal Process..

[19]  Håkan Johansson,et al.  A Polynomial-Based Time-Varying Filter Structure for the Compensation of Frequency-Response Mismatch Errors in Time-Interleaved ADCs , 2009, IEEE Journal of Selected Topics in Signal Processing.

[20]  Bernard C. Levy,et al.  Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Kenneth W. Martin,et al.  A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  A. Montijo,et al.  A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[23]  K. L. Ho,et al.  On the design and implementation of FIR and IIR digital filters with variable frequency characteristics , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[24]  Heinz Koeppl,et al.  Digitally enhanced analog circuits: System aspects , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[25]  Koji Asami.  Technique to improve the performance of time-interleaved A-D converters , 2005, IEEE International Conference on Test, 2005..

[26]  Christian Vogel,et al.  On the Compensation of Magnitude Response Mismatches in M-channel Time-interleaved ADCs , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[27]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[28]  Christian Vogel,et al.  A Compensation Method for Magnitude Response Mismatches in Two-channel Time-interleaved Analog-to-Digital Converters , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[29]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[30]  Stephen H. Lewis,et al.  Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[31]  Kameswaran Vengattaramane,et al.  Least-Squares and Minimax Design of Polynomial Impulse Response FIR Filters for Reconstruction of Two-Periodic Nonuniformly Sampled Signals , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Håkan Johansson,et al.  A Least-Squares Filter Design Technique for the Compensation of Frequency Response Mismatch Errors in Time-Interleaved A/D Converters , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[33]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[34]  G. Kubin,et al.  A Novel Channel Randomization Method for Time-Interleaved ADCs , 2005, 2005 IEEE Instrumentationand Measurement Technology Conference Proceedings.

[35]  Yih-Chyun Jenq.  Perfect reconstruction of digital spectrum from nonuniformly sampled signals , 1997 .

[36]  B.P. Ginsburg,et al.  Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver , 2007, IEEE Journal of Solid-State Circuits.

[37]  Gernot Kubin,et al.  Spectral shaping of timing mismatches in time-interleaved analog-to-digital converters , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[38]  Robert Bregovic,et al.  Multirate Systems and Filter Banks , 2002 .

[39]  Håkan Johansson,et al.  Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters , 2002, IEEE Trans. Signal Process..

[40]  Ieee Std,et al.  IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters , 2011 .

[41]  Boris Murmann,et al.  Digitally Assisted Pipeline ADCs: Theory and Implementation , 2004 .

[42]  Håkan Johansson,et al.  Reconstruction of Nonuniformly Sampled Bandlimited Signals by Means of Time-Varying Discrete-Time FIR Filters , 2004, 2004 12th European Signal Processing Conference.

[43]  Gernot Kubin,et al.  Analysis and compensation of nonlinearity mismatches in time-interleaved ADC arrays , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[44]  Håkan Johansson,et al.  Time-interleaved analog-to-digital converters: status and future directions , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[45]  M. Schetzen.  Theory of pth-order inverses of nonlinear systems , 1976 .

[46]  Stefan Tertinek,et al.  Reconstruction of Two-Periodic Nonuniformly Sampled Band-Limited Signals Using a Discrete-Time Differentiator and a Time-Varying Multiplier , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[47]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[48]  D. Draxelmayr,et al.  Compensation of timing mismatches in time-interleaved analog-to-digital converters through transfer characteristics tuning , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[49]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[50]  Patrick Satarzadeh,et al.  Bandwidth Mismatch Correction for a Two-Channel Time-Interleaved A/D Converter , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[51]  Boris Murmann,et al.  System embedded ADC calibration for OFDM receivers , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[52]  Boris Murmann.  Digitally Assisted Analog Circuits , 2006, IEEE Micro.

[53]  Bernard C. Levy,et al.  Reconstruction of band-limited periodic nonuniformly sampled signals through multirate filter banks , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[54]  Christian Vogel,et al.  Adaptive blind compensation of gain and timing mismatches in M-channel time-interleaved ADCs , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.