Achieving 550MHz in a Standard Cell ASIC Methodology

[1]  Yong Wang,et al.  A 700 Mb/s BiCMOS read channel integrated circuit , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  William J. Bowhill,et al.  Clocked Storage Elements , 2001 .

[3]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[4]  Inkyu Lee,et al.  A new architecture for the fast Viterbi algorithm , 2000, Globecom '00 - IEEE. Global Telecommunications Conference. Conference Record (Cat. No.00CH37137).

[5]  K. Muhammad,et al.  A 550-MSample/s 8-Tap FIR digital filter for magnetic recording read channels , 2000, IEEE Journal of Solid-State Circuits.

[6]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[7]  N. Nazari.  A 500 Mb/s disk drive read channel in 0.25 /spl mu/m CMOS incorporating programmable noise predictive Viterbi detection and trellis coding , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[8]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[9]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[10]  R. Allmon,et al.  High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.

[11]  M.A. Horowitz,et al.  Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[12]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  Paul H. Siegel,et al.  Reduced-complexity Viterbi detector architectures for partial response signalling , 1995, Proceedings of GLOBECOM '95.

[14]  Jan M. Rabaey,et al.  A 210 Mb/s radix-4 bit-level pipelined Viterbi decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[15]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[16]  Toshiaki Yoshino,et al.  FIRGEN: a computer-aided design system for high performance FIR filter integrated circuits , 1991, IEEE Trans. Signal Process..

[17]  H. Meyr,et al.  High-speed parallel Viterbi decoding: algorithm and VLSI-architecture , 1991, IEEE Communications Magazine.

[18]  C. F. Fey,et al.  Studies in VLSI technology economics. IV. Models for gate array design productivity , 1989 .

[19]  David G. Messerschmitt,et al.  Breaking the Recursive Bottleneck , 1988 .

[20]  H. Thapar,et al.  A class of partial response systems for increasing storage density in magnetic recording , 1987 .