A low turnoff loss SOI LIGBT with p-buried layer and double gates

A low turnoff loss (Eoff) silicon-on-insulator lateral insulated gate bipolar transistor with p-buried layer and double gates (DG-PB SOI LIGBT) is proposed. The proposed LIGBT features a p-buried layer (PB) in the n-drift region and an additional trench gate. Due to the large capacitance effect and hole extraction path induced by PB, larger number of the carriers is removed under low anode voltage (VA), which contributes to a fast turnoff and low turnoff loss (Eoff). What's more, the double gates (DG) structure can reduce the overall stored carriers in the on-state, further improving the Eoff ∼ Von tradeoff. Simulation results show that the DG-PB SOI LIGBT can achieve an 83 % lower Eoff compared with the conventional SOI LIGBT at the same Von of 1.05 V.

[1]  M. Sweet,et al.  Performance analysis of the segment npn anode LIGBT , 2005, IEEE Transactions on Electron Devices.

[2]  V. Pathirana,et al.  Modeling Voltage derivative during inductive turnoff in thin SOI LIGBT , 2005, IEEE Transactions on Electron Devices.

[3]  B. Zhang,et al.  Ultralow Turn-OFF Loss SOI LIGBT With p-Buried Layer During Inductive Load Switching , 2015, IEEE Transactions on Electron Devices.

[4]  Weifeng Sun,et al.  Further Study of the U-Shaped Channel SOI-LIGBT With Enhanced Current Density for High-Voltage Monolithic ICs , 2016, IEEE Transactions on Electron Devices.

[5]  B. Zhang,et al.  Area-Efficient Fast-Speed Lateral IGBT With a 3-D n-Region-Controlled Anode , 2010, IEEE Electron Device Letters.