Low-overhead testing of delay faults in high-speed asynchronous pipelines

We propose a low-overhead method for delay fault testing in high-speed asynchronous pipelines. The key features of our work are: (i) testing strategies can be administered using low-speed testing equipment; (ii) testing is minimally-intrusive, i.e. very little testing hardware needs to be added; (iii) testing methods are extended to pipelines with forks and joins, which is an important first step to testing pipelines with arbitrary topologies; (iv) test pattern generation takes into account the likely event that one delay fault causes several bits of data to become corrupted; and (v) test generation can leverage existing stuck-at ATPG tools. In describing our testing strategy, we use examples of faults from three very different high-speed pipeline styles: MOUSETRAP, GasP, and high-capacity (HC) pipelines. In addition, we give an in-depth example - including test pattern generation - for both linear and non-linear MOUSETRAP pipelines

[1]  Marly Roncken,et al.  Optimal scan for pipelined testing: an asynchronous foundation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  Alex Kondratyev,et al.  Testing of asynchronous designs by "inappropriate" means. Synchronous approach , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[3]  Steven M. Nowick,et al.  MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[4]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[5]  Feng Shi,et al.  Test generation for ultra-high-speed asynchronous pipelines , 2005, IEEE International Conference on Test, 2005..

[6]  Steven M. Nowick,et al.  Fine-grain pipelined asynchronous adders for high-speed DSP applications , 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era.

[7]  G. Venkatesh,et al.  Issues in fault modelling and testing of micropipelines , 1992, Proceedings First Asian Test Symposium (ATS `92).

[8]  Stephen B. Furber,et al.  Scan testing of micropipelines , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[9]  Ad M. G. Peeters,et al.  Adding synchronous and LSSD modes to asynchronous circuits , 2003, Microprocess. Microsystems.

[10]  Marly Roncken,et al.  Test quality of asynchronous circuits: a defect-oriented evaluation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[11]  Shai Rotem,et al.  CA-BIST for asynchronous circuits: a case study on the RAPPID asynchronous instruction length decoder , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[12]  Erik Brunvand,et al.  Testing micropipelines , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.

[13]  Kewal K. Saluja,et al.  Testing micropipelined asynchronous circuits , 2004, 2004 International Conferce on Test.

[14]  Ad M. G. Peeters,et al.  A multiplexer based test method for self-timed circuits , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[15]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[16]  Ran Ginosar,et al.  RAPPID: an asynchronous instruction length decoder , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.