Low-Leakage ESD Structures in 130nm CMOS Technology

The paper addresses a non-standard ESD protection structures developed in general purpose 130 nm CMOS technology and modeled in VerilogA language for transistor-level circuit simulators. ESD structures represent an additional load to the on-chip circuits and can exhibit quite significant portion of the overall power consumption in low-voltage and low-power circuit designs. We describe and discuss the properties of ESD structures designed with minimized leakage current as the main design constraint, while still maintaining their protection capabilities. The other ESD structure discussed in this article was designed for negative voltage levels, which brings completely new possibilities in terms of the power supply voltage range and circuit design. The accuracy of developed VerilogA models is compared to experimental data obtained by laboratory measurement at room temperature and compact models provided by the foundry.

[1]  Albert Wang,et al.  ESD protection for RF/AMS ICs: Design and optimization , 2009, 2009 IEEE International Conference on IC Design and Technology.

[2]  Ming-Dou Ker,et al.  Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits , 2005, IEEE Transactions on Device and Materials Reliability.

[3]  Daniel Arbet,et al.  Ultra Low-Voltage Rail-to-Rail Comparator Design in 130 nm CMOS Technology , 2019, 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[4]  Ming-Dou Ker,et al.  Ultra-low-leakage power-rail ESD clamp circuit in nanoscale low-voltage CMOS process , 2009, 2009 IEEE International Reliability Physics Symposium.

[5]  G. Groeseneken,et al.  ESD in FinFET technologies: Past learning and emerging challenges , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[7]  Viera Stopjakova,et al.  Performance Analysis of ESD Structures in 130 nm CMOS Technology for Low-Power Applications , 2019, 2019 29th International Conference Radioelektronika (RADIOELEKTRONIKA).

[8]  Philip X.-L. Feng,et al.  An ultra-low quiescent current power management ASIC with MPPT for vibrational energy harvesting , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[10]  Sachin S. Sapatnekar,et al.  Impact of Self-heating on Performance and Reliability in FinFET and GAAFET Designs , 2019, 20th International Symposium on Quality Electronic Design (ISQED).