A low-voltage micropower asynchronous multiplier for a multiplierless FIR filter
暂无分享,去创建一个
[1] Peter A. Beerel,et al. Speculative completion for the design of high-performance asynchronous dynamic adders , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[2] L. S. Nielsen,et al. Designing asynchronous circuits for low power: an IFIR filter bank for a digital hearing aid , 1999, Proc. IEEE.
[3] Mary Jane Irwin,et al. Power comparisons for barrel shifters , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.
[4] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .
[5] Anantha Chandrakasan. Ultra low power digital signal processing , 1996, Proceedings of 9th International Conference on VLSI Design.
[6] Kwen-Siong Chong,et al. Low-voltage micropower asynchronous multiplier for hearing instruments , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[7] Tapio Saramäki,et al. A systematic algorithm for the design of multiplierless FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[8] Bah-Hwee Gwee,et al. A micropower low-distortion digital pulsewidth modulator for a digital class D amplifier , 2002 .
[9] Bede Liu,et al. Decomposition of binary integers into signed power-of-two terms , 1991 .