Reverse short-channel effect due to lateral diffusion of point-defect induced by source/drain ion implantation

Presents a physical model of reverse short-channel effects on threshold voltage caused by lateral diffusion of the Frenkel pairs (interstitial-vacancy) induced by ion implantation in source/drain region of n-channel MOS devices. Based on the process and device simulation, it is shown that lateral diffusion of the Frenkel pairs enhances diffusion of channel dopant, and results in nonuniform lateral distribution. This phenomenon causes the threshold voltage increase in the short-channel devices. The authors extracted parameters on point-defect diffusion from the comparison of calculated results with experimental data on threshold voltage. Calculated arsenic profile in the source/drain region using those parameters shows good agreement with the experimental data measured by secondary ion mass spectroscopy (SIMS). The close agreement between simulation and experimental results both on the arsenic profile in source/drain region and threshold voltage confirms the validity of the model and extracted parameters. >

[1]  K. Mayaram,et al.  A theoretical study of gate/Drain offset in LDD MOSFET's , 1986, IEEE Electron Device Letters.

[2]  Masahide Inuishi,et al.  A high performance and highly reliable dual gate CMOS with gate/n/sup -/ overlapped LDD applicable to the cryogenic operation , 1989, International Technical Digest on Electron Devices Meeting.

[3]  Gary B. Bronner,et al.  Gettering of gold in silicon: A tool for understanding the properties of silicon interstitials , 1987 .

[4]  S. Selberherr,et al.  Simulation of critical IC fabrication processes using advanced physical and numerical methods , 1985 .

[5]  T. Sudo,et al.  Threshold-voltage analysis of short- and narrow-channel MOSFET's by three-dimensional computer simulation , 1982, IEEE Transactions on Electron Devices.

[6]  B. J. Mulvaney,et al.  Model for defect‐impurity pair diffusion in silicon , 1987 .

[7]  Siegfried Selberherr,et al.  Simulation of Semiconductor Devices and Processes , 1994, Springer Vienna.

[8]  Richard B. Fair,et al.  Physics and Chemistry of Impurity Diffusion and Oxidation of Silicon , 1981 .

[9]  C. Lu,et al.  Reverse short-channel effects on threshold voltage in submicrometer salicide devices , 1989, IEEE Electron Device Letters.

[10]  K. Suzuki,et al.  Physical mechanism of the “reverse short-channel effect” in MOS transistors , 1991 .

[11]  Martin D. Giles,et al.  Defect-coupled diffusion at high concentrations , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Yoshiaki Matsushita,et al.  Kinetics of self‐interstitials generated at the Si/SiO2 interface , 1983 .

[13]  Siegfried Selberherr,et al.  Simulation of critical IC-fabrication steps , 1985, IEEE Transactions on Electron Devices.

[14]  Robert W. Dutton,et al.  The efficient simulation of coupled point defect and impurity diffusion , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  U. Gösele,et al.  Point defects, diffusion processes, and swirl defect formation in silicon , 1985 .

[16]  H. S. Lee An analysis of the threshold voltage for short-channel IGFET's , 1973 .

[17]  C. Mazure,et al.  Submicron short channel effects due to gate reoxidation induced lateral interstitial diffusion , 1987, 1987 International Electron Devices Meeting.

[18]  T. Matsukawa,et al.  The Improvement of LDD MOSFET's Characteristics by the Oblique-Rotating Ion Implantation , 1987 .

[19]  M. Robinson,et al.  A proposed method of calculating displacement dose rates , 1975 .

[20]  Yoichi Akasaka,et al.  A mobility model including the screening effect in MOS inversion layer , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  B. J. Mulvaney,et al.  Nonequilibrium behavior of charged point defects during phosphorus diffusion in silicon , 1989 .

[22]  Daniel Mathiot,et al.  Dopant diffusion in silicon: A consistent view involving nonequilibrium defects , 1984 .

[23]  R. Tielert,et al.  Generalized Model for the Clustering of As Dopants in Si , 1982 .

[24]  J.D. Plummer,et al.  Process physics determining 2-D impurity profiles in VLSI devices , 1986, 1986 International Electron Devices Meeting.

[25]  Ichiro Mizushima,et al.  Non-equilibrium diffusion process modeling based on three-dimensional simulator and a regulated point-defect injection experiment , 1990, International Technical Digest on Electron Devices.

[26]  Robert W. Dutton,et al.  An approach to solving multiparticle diffusion exhibiting nonlinear stiff coupling , 1985 .

[27]  M. Inuishi,et al.  Graded-junction gate/n/sup -/ overlapped LDD MOSFET structures for high hot-carrier reliability , 1991 .

[28]  B. Leroy,et al.  Kinetics of growth of the oxidation stacking faults , 1979 .

[29]  H. Onodera,et al.  An anomalous increase of threshold voltages with shortening the channel lengths for deeply boron-implanted N-channel MOSFET's , 1981, IEEE Transactions on Electron Devices.