A highly stable reliable SRAM cell design for low power applications

Abstract The growth in demand for power-efficient neural network accelerators has generated an intense demand for low power static random access memory (SRAM). In this context, a power-efficient transmission gate based 9-Transistor (TG9T) SRAM bitcell has been proposed in this work. In order to assess the relative performance of the proposed design in terms of major design metrics, it has been juxtaposed with contemporaneous designs such as the feedback-cutting 7T, fully differential 8T (FD8T) and single-ended disturb free 9T (SEDF9T) bitcells, while the reliability of such SRAM designs when subjected to process variations has also been analyzed. In terms of read stability (RSNM), the TG9T shows 2.87×/3.36× higher RSNM and 2.90×/2.67× narrower spread in RSNM, respectively, as compared to 7T/FD8T. In addition, it also exhibits 1.4×/6.55× higher write ability (WSNM) and 1.01×/5.05×/1.06× narrower spread in WSNM when compared with FD8T/SEDF9T and FD8T/SEDF9T/7T respectively. Moreover, a 1.15×/1.06× narrower spread in read delay (TRA) and 1.54×/1.38× narrower spread in read current (IREAD) are also exhibited by the proposed design in comparison with 7T/FD8T. The reliable nature of TG9T is indicated by the narrower spread in read stability, write ability, read delay and read current. Furthermore, in comparison with 7T/FD8T, TG9T consumes 2.92×/1.04× lower hold power. Additionally, the proposed cell shows 10.80×/17.81× lower write power consumption and 1.43×/18.37× lower read power consumption when compared to that of SEDF9T/FD8T and 7T/FD8T respectively. Amongst all SRAM bitcells used for comparison, the proposed bitcell yields the lowest VDD,min. The TG9T cell achieves all the aforementioned improvements at the cost of 1.22×/1.34× longer TWA and 1.93×/1.93× longer TRA when compared with 7T/SEDF9T and 7T/FD8T, respectively, at a supply voltage of 0.7 V.

[1]  Kaushik Roy,et al.  A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications , 2011, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  Wing-Hung Ki,et al.  Half-Select-Free Low-Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications , 2020, IEEE Transactions on Electron Devices.

[3]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[5]  E. Morifuji,et al.  Supply and threshold-Voltage trends for scaled logic and SRAM MOSFETs , 2006, IEEE Transactions on Electron Devices.

[6]  Mohammad Sharifkhani,et al.  A Subthreshold Symmetric SRAM Cell With High Read Stability , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Soumitra Pal,et al.  Design of memristor based low power and highly reliable ReRAM cell , 2019, Microsystem Technologies.

[8]  Chao Lu,et al.  Power efficient SRAM design with integrated bit line charge pump , 2016 .

[9]  Soumitra Pal,et al.  Design of CNFET based power- and variability-aware nonvolatile RRAM cell , 2019, Microelectron. J..

[10]  Volkan Kursun,et al.  Low power and robust 7T dual-Vt SRAM circuit , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[11]  Soumitra Pal,et al.  Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications , 2019, IET Circuits Devices Syst..

[12]  K. Takeda,et al.  A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[13]  Joel Emer,et al.  Eyeriss: an Energy-efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks Accessed Terms of Use , 2022 .

[14]  Santosh Kumar Vishvakarma,et al.  A 220 mV robust read-decoupled partial feedback cutting based low-leakage 9T SRAM for Internet of Things (IoT) applications , 2018 .

[15]  Zhi-Hui Kong,et al.  An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Byung-Gyu Kim,et al.  Efficient Facial Expression Recognition Algorithm Based on Hierarchical Deep Neural Network Structure , 2019, IEEE Access.

[17]  Farshad Moradi,et al.  A new asymmetric 6T SRAM cell with a write assist technique in 65 nm CMOS technology , 2014, Microelectronics Journal.

[18]  Wing-Hung Ki,et al.  Characterization of Half-Select Free Write Assist 9T SRAM Cell , 2019, IEEE Transactions on Electron Devices.

[19]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[21]  Anantha P. Chandrakasan,et al.  CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks , 2019, IEEE Journal of Solid-State Circuits.

[22]  Mohd. Hasan,et al.  Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications , 2018 .

[23]  Soumitra Pal,et al.  9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.

[24]  Magdy A. Bayoumi,et al.  Low-Power Cache Design Using 7T SRAM Cell , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Mohd. Hasan,et al.  Low Leakage Fully Half-Select-Free Robust SRAM Cells With BTI Reliability Analysis , 2018, IEEE Transactions on Device and Materials Reliability.

[26]  Mohd. Hasan,et al.  Variability aware low leakage reliable SRAM cell design technique , 2012, Microelectron. Reliab..

[27]  M. Hasan,et al.  Leakage Characterization of 10T SRAM Cell , 2012, IEEE Transactions on Electron Devices.

[28]  Soumitra Pal,et al.  Design of Power- and Variability-Aware Nonvolatile RRAM Cell Using Memristor as a Memory Element , 2019, IEEE Journal of the Electron Devices Society.

[29]  Soumitra Pal,et al.  Variation resilient low-power memristor-based synchronous flip-flops: design and analysis , 2018 .

[30]  Jun Xiao,et al.  Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Soumitra Pal,et al.  Design and development of memristor-based RRAM , 2019, IET Circuits Devices Syst..

[32]  Samar K. Saha,et al.  Compact MOSFET Modeling for Process Variability-Aware VLSI Circuit Design , 2014, IEEE Access.

[33]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  Wing-Hung Ki,et al.  Reliable write assist low power SRAM cell for wireless sensor network applications , 2020, IET Circuits Devices Syst..

[35]  Wei Hwang,et al.  Design and Iso-Area $V_{\min}$ Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[36]  Seong-Ook Jung,et al.  Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Ming-Chien Tsai,et al.  Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[38]  Antonio Rubio,et al.  Systematic and random variability analysis of two different 6T-SRAM layout topologies , 2013, Microelectron. J..

[39]  Mahmut E. Sinangil,et al.  A 290-mV, 7-nm Ultra-Low-Voltage One-Port SRAM Compiler Design Using a 12T Write Contention and Read Upset Free Bit-Cell , 2019, IEEE Journal of Solid-State Circuits.

[40]  Mohd. Hasan,et al.  A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell , 2012, Microelectron. Reliab..

[41]  Khaled Shaalan,et al.  Speech Recognition Using Deep Neural Networks: A Systematic Review , 2019, IEEE Access.

[42]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.