Complete system of nanoimprint lithography for IC production
暂无分享,去创建一个
The imprinting method most suited to semiconductor IC applications in the sub-50 nm realm is the step and flash technique currently under development at the University of Texas. In this technique, the space between a rigid fused- silica mold, that has a low-aspect-ratio pattern etched into its surface, and a silicon wafer is filled with a low viscosity photopolymer precursor. After the polymer is cured by exposure to UV radiation, the most is removed and the pattern in the polymer layer is transferred into the silicon wafer by reactive ion etching. Before this lithographic technique can be employed in VLSI production, a method to ensure accurate overlay between the mold and wafer patterns must be devised, feature CD control must be maintained under adverse conditions and a low cost way of fabricating, inspecting and repairing a mold must be developed. To accomplish these task we proposed using: a) an adaptive mold holder and b) a new type of binary mold.
[1] S. Chou,et al. Sub-10 nm imprint lithography and applications , 1997 .
[2] C. Grant Willson,et al. Step and flash imprint lithography for sub-100-nm patterning , 2000, Advanced Lithography.
[3] Andrew R. Neureuther,et al. Rigorous three-dimensional time-domain finite-difference electromagnetic simulation , 1995 .
[4] Bernard Choi,et al. Step and flash imprint lithography: a new approach to high-resolution patterning , 1999, Advanced Lithography.