Quasi-3D simulation approach for comparative evaluation of triggering ESD protection structures
暂无分享,去创建一个
[1] Andrzej J. Strojwas,et al. Perspectives on technology and technology-driven CAD , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] J. B. Martynov,et al. Electrical current instability at gate breakdown in GaAs MESFET , 1996 .
[3] Wolfgang Fichtner,et al. Advanced 2D/3D ESD device simulation-a powerful tool already used in a pre-Si phase , 2000 .
[4] Wolfgang Fichtner,et al. Analysis of lateral DMOS power devices under ESD stress conditions , 2000 .
[5] Timothy J. Maloney,et al. Basic ESD and I/O Design , 1998 .
[6] C. Duvvury,et al. Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).
[7] W. D. Mack,et al. New ESD protection schemes for BiCMOS processes with application to cellular radio designs , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.
[8] V. F. Sinkevitch,et al. Negative differential conductivity and isothermal drain breakdown of the GaAs MESFET , 1996 .
[9] G. Reimbold,et al. An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures , 1998 .
[10] A. Amerasekera,et al. Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuits , 1995, Proceedings of International Electron Devices Meeting.