The shadow algorithm: a scheduling technique for both compiled and interpreted simulation

The shadow algorithm, which is an event-driven unit-delay simulation technique that has been designed to take advantage of the instruction caches present in many of the latest workstations, is discussed. The algorithm is based on the threaded-code technique, but uses a dynamically created linked list of environments called shadows. Compiled shadow algorithm simulations run in about 1/5th the time required for a conventional interpreted event-driven simulation. The interpreted shadow algorithm runs in about 1/4th the time of a conventional interpretive simulation. >

[1]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[2]  Zhicheng Wang,et al.  LECSIM: a levelized event driven compiled logic simulation , 1991, DAC '90.

[3]  Yun Sik Lee,et al.  Two new techniques for compiled multi-delay logic simulation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[4]  Craig Hansen,et al.  Hardware logic simulation by compilation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[5]  Peter M. Maurer,et al.  Two new techniques for compiled multi-delay simulation , 1992, Proceedings IEEE Southeastcon '92.

[6]  John J. Zasio,et al.  SSIM: A Software Levelized Compiled-Code Simulator , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  M. Ray Mercer,et al.  Demand Driven Simulation: BACKSIM , 1987, 24th ACM/IEEE Design Automation Conference.

[8]  Zhicheng Wang,et al.  Techniques for unit-delay compiled simulation , 1991, DAC '90.

[9]  Barry K. Rosen,et al.  HSS--A High-Speed Simulator , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  David M. Lewis.  Hierarchical compiled event-driven logic simulation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[12]  Daniel Weise,et al.  Automatic generation of compiled simulations through program specialization , 1991, 28th ACM/IEEE Design Automation Conference.

[13]  M Chiang,et al.  LCC simulators speed development of synchronous hardware , 1986 .

[14]  Andrew W. Appel.  Simulating digital circuits with one bit per wire , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Randal E. Bryant,et al.  COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.