Charge compensation technique for switched-capacitor circuits

A charge compensation technique is proposed for switched-capacitor S/H circuits and integrators. The compensated stages achieve better linearity with low power and relaxed sampling noise specifications. Analysis and simulations show that high linearity can be achieved, even while consuming low power.