Online fault testing of reversible logic using dual rail coding

Research in reversible logic is motivated by its application in quantum computing as well as its promise in extremely low power consumption by elimination of power dissipation due to information loss. In this paper we propose a set of novel dual rail reversible logic gates for online testable reversible logic design. Experimental results show that our technique detects 100% of single faults while reducing the area and the number of garbage outputs up to 6.4X and 4.6X, compared to previously proposed techniques, respectively.

[1]  Parag K. Lala,et al.  Reversible-logic design with online testability , 2006, IEEE Transactions on Instrumentation and Measurement.

[2]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[3]  Ahsan Raja Chowdhury,et al.  Design and analysis of online testability of reversible sequential circuits , 2009, 2009 12th International Conference on Computers and Information Technology.

[4]  B. Parhami,et al.  Fault-Tolerant Reversible Circuits , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[5]  J. Hayes,et al.  Fault testing for reversible circuits , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[6]  A. Prasad Vinod,et al.  Designing Efficient Online Testable Reversible Adders With New Reversible Gate , 2007, 2007 IEEE International Symposium on Circuits and Systems.