Impact of temperature on linearity and harmonic distortion characteristics of underlapped FinFET

Abstract In this paper, the performance of asymmetric underlapped FinFETs (U-FinFETs) is analyzed for linearity and harmonic distortion at high temperatures. The harmonic distortion that arises as a result of non-linear device characteristics requires a detailed analysis for better RF reliability performance. The variations in linearity and distortion characteristics with temperature are analyzed with regards to the primary components of harmonic distortion, second order distortion (HD2), third order distortion (HD3), and the total harmonic distortion (THD). For detailed understanding of the distortion characteristics of U-FinFETs, different device parameters such as the drain current (Ids) and transconductance (gm) are also analyzed. The results of the analysis suggest that the U-FinFETs present a significant reduction in harmonic distortion at elevated temperatures under subthreshold regime and restrict the degradation in harmonic distortion in the superthreshold regime resulting in better reliability for RF applications.

[1]  G. A. Haas,et al.  Temperature dependence of electron drift velocity in silicon , 1973 .

[2]  Denis Flandre,et al.  Harmonic distortion analysis of double gate graded-channel MOSFETs operating in saturation , 2008, Microelectron. J..

[3]  R. van Langevelde,et al.  Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs , 1997 .

[4]  T. Ma,et al.  Temperature dependence of channel mobility in HfO/sub 2/-gated NMOSFETs , 2004, IEEE Electron Device Letters.

[5]  Samar K. Saha,et al.  MOSFET test structures for two-dimensional device simulation , 1995 .

[6]  Willy Sansen,et al.  Distortion in elementary transistor circuits , 1999 .

[7]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[8]  C. K. Sarkar,et al.  Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High- K Spacer for Low Power Applications , 2013, IEEE Transactions on Electron Devices.

[9]  Chandan Kumar Sarkar,et al.  Subthreshold analog/RF performance of underlap DG FETs with asymmetric source/drain extensions , 2012, Microelectron. Reliab..

[10]  S. Takagi,et al.  On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .

[11]  Chandan Kumar Sarkar,et al.  Analysis of Harmonic distortion in asymmetric underlap DG-MOSFET with high-k spacer , 2014, Microelectron. Reliab..

[12]  Savas Kaya,et al.  Impact of device physics on DG and SOI MOSFET linearity , 2004 .

[13]  C. Canali,et al.  Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature , 1975, IEEE Transactions on Electron Devices.

[14]  G. A. Armstrong,et al.  Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications , 2007, IEEE Electron Device Letters.

[15]  G. Groeseneken,et al.  Temperature dependence of threshold voltage in thin-film SOI MOSFETs , 1990, IEEE Electron Device Letters.

[16]  Bjørnar Hernes,et al.  Distortion in single-, two- and three-stage amplifiers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.

[18]  K. Roy,et al.  Underlap DGMOS for digital-subthreshold operation , 2006, IEEE Transactions on Electron Devices.

[19]  S. Kaya,et al.  Optimization of RF linearity in DG-MOSFETs , 2004, IEEE Electron Device Letters.

[20]  S. Saha,et al.  Analysis of Harmonic Distortion in UDG-MOSFETs , 2014, IEEE Transactions on Electron Devices.

[21]  Ching-Te Chuang,et al.  Double-Gate FET Technology for RF Applications: Device Characteristics and Low Noise Amplifier Design , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[22]  Sorin Cristoloveanu,et al.  High-temperature performance of state-of-the-art triple-gate transistors , 2007, Microelectron. Reliab..

[23]  K. Roy,et al.  Impact of gate underlap on gate capacitance and gate tunneling current in 16 nm DGMOS devices , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[24]  Ping Keung Ko,et al.  A MOSFET electron mobility model of wide temperature range (77 - 400 K) for IC simulation , 1997 .

[25]  K. Roy,et al.  Analytical Subthreshold Potential Distribution Model for Gate Underlap Double-Gate MOS Transistors , 2007, IEEE Transactions on Electron Devices.

[26]  Denis Flandre,et al.  New method for determination of harmonic distortion in SOI FD transistors , 2002 .

[27]  L. Selmi,et al.  Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[28]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[29]  Seung-Hwan Kim,et al.  Modeling and Significance of Fringe Capacitance in Nonclassical CMOS Devices With Gate–Source/Drain Underlap , 2006, IEEE Transactions on Electron Devices.

[30]  B.C. Paul,et al.  Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.