Neural network implementation using a single MOST per synapse
暂无分享,去创建一个
A VLSI implementation of an artificial neural network using a single n-channel MOS (metal-oxide semiconductor) transistor per synapse is investigated. The simplicity of the design is achieved by using pulse width modulation to represent neural activity and by using a novel technique to manipulate negative weights. A simple multilayer perceptron (MLP) network was simulated using the SPICE circuit simulator and the performance of a hardware realization of the same MLP network was measured. Simulations and measurements are shown to agree well.
[1] E. van Keulen,et al. Neural network hardware performance criteria , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).
[2] Alan F. Murray,et al. Pulse-stream VLSI neural networks mixing analog and digital techniques , 1991, IEEE Trans. Neural Networks.
[3] Alan F. Murray,et al. Generic Analog Neural Computation - The Epsilon Chip , 1992, NIPS.
[4] Carver Mead,et al. Analog VLSI and neural systems , 1989 .