Considerations For Hardware Implementations Of Neural Networks

In constructing electronic hardware neural networks, algorithms as well as circuitry must be designed in a manner tolerant of limitations imposed by the implementation medi- um. Two development efforts are described in which hardware and algorithms are designed to operate within space, dynamic range, and noise constraints of analog CMOS VLSI technology. The performance of a single-layer feedback network incorporating simple binary interconnects is extended by using an analog prompt method. A "building block" approach for the design of multilayer feedforward networks is made possible by a new learning algorithm tolerant of hardware limitations.

[1]  A. Moopenn,et al.  A neural network for Euclidean distance minimization , 1988, IEEE 1988 International Conference on Neural Networks.

[2]  J J Hopfield,et al.  Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.

[3]  Gene A. Tagliarini,et al.  A Neural-Network Solution to the Concentrator Assignment Problem , 1987, NIPS.

[4]  S K Khanna,et al.  Electronic hardware implementations of neural networks. , 1987, Applied optics.

[5]  F.J. Kub,et al.  Architecture for large microelectronic supervised learning artificial neural networks using a hybrid digital-analog approach , 1988, Neural Networks.

[6]  Alexander Moopenn,et al.  Electronic Implementation of Associative Memory Based on Neural Network Models , 1987, IEEE Transactions on Systems, Man, and Cybernetics.