Design of a low-power D flip-flop for test-per-scan circuits

Power consumption of very large scale integrated (VLSI) systems is much higher during testing as a result of increased circuit activity. This paper presents a novel low-power D flip-flop (DFF) design for test-per-scan circuits. Conventional scannable DFF are modified to ensure that the inputs to the circuit under test (CUT) remain unchanged until an entire test vector is loaded. This eliminates power dissipation in the CUT during scan operation. The proposed design offers an overall 47 % savings in average power compared to previous work in Gerstendorfer et al. (1999) and a 97 % savings in average power and an 8 % peak power savings compared to a conventional DFF.

[1]  Patrick Girard,et al.  Low power BIST design by hypergraph partitioning: methodology and architectures , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 2000, J. Electron. Test..

[3]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Massimo Violante,et al.  Optimal vector selection for low power BIST , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[5]  Kaushik Roy,et al.  POWERTEST: a tool for energy conscious weighted random pattern testing , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[6]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[7]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[8]  Sandeep K. Gupta,et al.  DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.